EP1269455A1 - Method and apparatus for driving a digital display by distributing pwm pulses over time - Google Patents
Method and apparatus for driving a digital display by distributing pwm pulses over timeInfo
- Publication number
- EP1269455A1 EP1269455A1 EP01915598A EP01915598A EP1269455A1 EP 1269455 A1 EP1269455 A1 EP 1269455A1 EP 01915598 A EP01915598 A EP 01915598A EP 01915598 A EP01915598 A EP 01915598A EP 1269455 A1 EP1269455 A1 EP 1269455A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- time period
- signals
- over
- digital display
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions
- G09G3/06—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions using controlled light sources
- G09G3/12—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions using controlled light sources using electroluminescent elements
- G09G3/14—Semiconductor devices, e.g. diodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0261—Improving the quality of display appearance in the context of movement of objects on the screen or movement of the observer relative to the screen
Definitions
- This invention relates to a method and apparatus for driving a digital display by distributing pulse width modulated pulses over time.
- a method and apparatus may be implemented in the field of digital display screens such as LED or LCD screens or projectors, plasma television
- each pixel may comprise a plurality of
- these may comprise a red, blue and green LED element.
- the range of colours can be provided by providing different intensities to the illumination of the
- red, green and blue elements individually.
- the variation in intensity for each LED element is typically achieved by the relative percentage of time that each element is energized.
- Such digital displays may operate at a variety of refresh frequencies.
- a typical frequency would be around 60 Hz to provide a relatively continuous apparent signal to the human eye.
- each pixel needs to display the desired colour and provide the appropriate energy levels to each LED element within a period of l/60 th ofa second.
- the variation in energy level over the refresh period is provided by only illuminating the LED element for a suitable portion of that refresh period.
- the elements are not generally manipulated by providing higher or lower energy levels over the time period but instead by providing a set power level to illuminate the element only for that percentage of the refresh period as is necessary to provide the relevant percentage of intensity of that colour averaged over the period. Often there may be non-linear response to changes in current applied to such elements. Therefore, it is generally more desirable to vary the amount of time the element is energized rather than vary the instantaneous current supplied and maintaining this for the whole period.
- the various degrees of intensity of each colour are provided by illuminating the appropriate element for the appropriate portion of "T" as is required.
- the simplest method of performing this function is to switch the element at the start of the period "T” and energize that element for the appropriate portion of the period before switching the element off. For example, if it is desired to have the colour involving a 50% intensity of red, the red element may be energized for the first half of the time period "T". Different intensities are provided by changing this portion of the time period "T" from the commencement of the period.
- a 50% intensity may provide the energization of the element only through the first half of the time period "T". If the image is static, the subsequent time period "T" is similarly energized and the average distribution creates no particular visual distortion. However, if a moving image is projected on the screen, pixels on the boundary of that moving image are required to significantly change intensity between successive refresh cycles.
- This visual effect of shimmer creates a bright or dark line that trails moving images across the screen.
- the first approach is to significantly reduce the refresh cycle. Although this does not stop the effect from occurring, the significantly faster refresh cycle may reduce the effect apparent to the human eye. Generally the effect will become apparent on images that move across the display faster.
- the difficulty with such a proposal is that a decrease in the refresh cycle significantly increases the processing required for the display and complicates the hardware involved to increase cost.
- the most economic refresh period is just slightly faster than the detection rate of the human eye.
- PWM pulse width modulation
- time intervals may represent a block of period "T” representing 50% of the period "T”, a second block representing 25% of the period "T”, a further block representing 12.5% of the period "T”, etc.
- the 50% and 12.5% discreet time intervals can be utilized to provide this value. If these are non- adjacent time intervals throughout the overall time period "T", some averaging occurs. Typically, the 50% time interval may be adjacent to one end of the time period "T", the 25% interval adjacent that 50% interval, the 12.5% interval adjacent the 25% interval and distal from the 50% interval, etc.
- the 5/8 or 62.5% intensity provides two blocks of time during which the display element such as an LED element is illuminated, separated by the 25% time interval during which the element is not energized. Depending upon the number of segments in which the time period "T" is divided, more complex arrangements can be provided.
- Eproms include lookup tables to provide the required averaged signals.
- FIG. 1 A typical apparatus to implement this is shown schematically in Fig. 1.
- FIG. 2 A portion of individual lines of memory within the Eprom shown for typical memory locations 128 and 64 are provided in Fig. 2 for the sake of explanation.
- FIG. 1 a simplified portion of apparatus is shown to drive a single LED element 1.
- a video signal or similar may be received by an overall system in analogue form and converted to digital format.
- the data is expressed as a digital number representing the degree of intensity of that particular LED within that refresh cycle time period.
- the data may be provided as a digital signal 2 in the form of an 8-bit binary number.
- the number of bits in the binary digital signal simply determine the number of graduations of intensity for each element.
- An 8-bit signal provides 256 discreet binary numbers that can represent 256 separate degrees of intensity for the LED element 1 over the time period "T". This can change as desired and it should be noted, at least when provided to a pixelated screen having red, blue and green components, the final colour of the pixel is determined by the mixed ratio of each of these three elements. Therefore, 256 graduations for each of the three colours provides an overall range of colours for the final pixel in excess of 16.7 million.
- the data signal is provided to an Eprom 3.
- the Eprom 3 would hold at least 256 discreet memory locations, one for each possible degree of intensity desired from the incoming data.
- Attached to the Eprom is a counter 4 which, in this prior art embodiment, is provided as a matching 8-bit counter.
- a clock 5 drives the counter 4.
- the number of bits for the counter do not need to match the number of data bits and can be increased if desired. It is unlikely that the number of bits would be reduced as this will reduce some of the discreet degrees of intensity available to the LED 1.
- the clock 5 drives the counter so that the refresh cycle "T" is split into a number of discreet smaller time portions. In the case of an 8-bit counter 4, this will comprise 256 discreet time portions each represented by a successive binary number from the counter 4.
- the memory location may similarly comprise a sequence of bits with the length of the sequence being determined by the number of discreet values generated by the counter 4.
- each memory location in the Eprom may comprise a string of 256 individual bits.
- FIG. 2 a portion of the memory locations for the memory locations representing a data input of 128 or 64 are shown. These are merely typical portions of memory locations to aid the explanation of this prior art.
- the data 2 may be provided as the binary number equivalent to 128 of the 256 possible binary numbers of an 8-bit representation.
- the memory location 128 as shown in Fig. 2 shows the first 16 of some 256 bits in the memory location 128.
- the Eprom successfully distributes pulses over the period of time "T" for each discreet incoming data signal.
- Eproms are capable of generating signals for multiple individual LED elements. Therefore, it is not necessary to provide a separate Eprom for each LED element.
- the actual number of LED elements 1 that can be addressed by each Eprom 3 is determined by more than simply the speed of the Eprom 3 but also the ability to provide a communication path to the LED element 1 that operates at sufficient speed also.
- a typical prior art system may utilize 6 Eproms on a driving board for a section of 512 pixels, each containing 3 LED elements.
- the invention may broadly be said to consist in a method of driving a digital display by distributing a pulse width modulated signal over a time period comprising the steps of: - generating a plurality of pulsed signals over the time period "T"; each of said plurality of pulsed signals providing at least one individual pulse over the time period "T”; each pulse of the plurality of pulsed signals being generated over a discreet time interval within the period "T” with respect to any other pulse within any of said plurality of pulsed signals; and combining said pulsed signals in accordance with the data to generate an output signal containing distributed pulses which, in summation, represent the portion of the time period "T" intended by the incoming data.
- the invention may broadly be said to consist in an apparatus to drive a digital display by distributing a pulse width modulated signal over a time period "T" comprising: at least one signal generator to generate a plurality of pulsed signals wherein each of said signals comprises a distribution of individual pulses with each of said individual pulses being provided over a discreet time period within the overall period "T" with respect to the individual pulses of all the pulsed signals;
- AND connection means to combine bits of an incoming data signal with said plurality of pulsed signals to select which of said pulsed signals should be combined to represent the incoming data signal; and OR connection means to combine said plurality of selected signals into a single series of distributed pulses over the time period "T" representing the incoming data.
- the invention may broadly be said to consist in a method of driving a digital display by generating a plurality of time discreet pulsed signals suitable for subsequent combination comprising: generating a succession of binary numbers subdividing a desired time period; identifying the order of the lowest active bit of the succession of binary numbers generated to output a sequence of numbers, each for a single time period subdivision, identifying the lowest order bit; and generating an output pulse on one of a plurality of combinable outputs with an individual pulse being generated for each subdivision of the time period and pulses generated by common lowest order bit identifiers being generated on a common output.
- the invention may broadly be said to consist in an apparatus for driving a digital display by the generation of a plurality of combinable pulsed signals over a time period comprising: a counter to generate a sequence of binary numbers to subdivide the time period; a lowest order bit identifier to identify the lowest active bit in the binary sequence output from the counter and output a succession of signals representing the lowest active bit, one such signal for each of said time division; and a pulse generator to activate a pulse on a discreet output for each unique lowest order bit identified and successive pulses for common lowest order bits to be generated on a common output
- FIG. 1 shows a prior art apparatus for providing a pulse width modulated signal distributed over time
- Fig. 2 shows portions of representative memory address of an Eprom in accordance with the apparatus of Fig. 1 ;
- FIG. 3 shows a schematic diagram of a preferred embodiment of the present invention
- Fig. 4 shows a plurality of pulsed signals in accordance with a simplified embodiment of the invention
- Fig. 5 is a diagrammatic representation of a possible output from a simplified version of the invention.
- This invention relates to a method and apparatus for driving a digital display by distributing pulse width modulated pulses over a period of time.
- the implementation is in the form of a display screen that displays a digital data signal 2.
- the display screen may be represented by a single LED element 1.
- the invention is implemented through the control of a plurality of such LED elements 1 formed into individual pixels.
- the invention is not restricted to LED elements as digital data for other display systems such as plasma TV, LCD projectors, LCD screens and similar apparatus all suffer from the same inherent problems and the need to distribute a pulse width modulated signal over the refresh cycle.
- a preferred embodiment shown in Fig. 3 shows an embodiment to drive a single LED 1 with a pulse width modulated signal 6.
- FIG. 3 the apparatus will be described with reference to providing a distributed pulse width modulated signal representing a single 8-bit item of data 2. Although this apparatus is described with reference to 8-bit digital data, this is merely due to 8-bit digital data being relatively standard in the industry. Variations on this can and do occur.
- the invention provides a signal generator 7 that outputs a plurality of pulsed signals 8.
- Each of the pulsed signals 8 may be combined with any one or more of the other pulsed signals 8 to provide a variety of distributions of pulses over the overall time period.
- the data 2 may be combined with these individual pulsed signals 8 to determine the mix of those signals necessary to correctly represent the data 2. This is then provided as the pulsed signal 6 in cumulative form through to the LED 1.
- the signal generator 7 to provide the plurality of signals seeks to provide signals that can be easily combined to provide the variety of ranges necessary to represent the various graduations of the digital data. Furthermore, it is desired that the signals be able to be combined so that the pulses provide a variety of the percentages of the time period covered by pulses compared with the period of time without any pulses. It is not intended that they be combined to increase the amplitude of individual pulses.
- the plurality of pulsed signals 8 are ideally comprised of pulsed signals where any individual pulse of any signal covers a discreet time period compared with the pulses of the other signals with which it may be combined. At any particular instance within the time period, a pulse can only be provided by one of the plurality of pulsed signals 8.
- the invention seeks to implement the invention with a logic circuit to generate these pulses and act as a signal generator 7.
- the circuit in this preferred embodiment comprises a clock 5, counter 4, priority encoder 9 and a decoder 10.
- this data may comprise any one of 256 unique binary numbers representing the decimal numbers 0 to 255.
- this preferred embodiment utilizes a clock 5 and an 8-bit counter 4 such that the time period "T" matching the refresh cycle may be split into a plurality of smaller time divisions.
- the use of an 8-bit counter 4 splits the refresh time period "T” into 256 smaller time periods, each represented by a successive binary output from the counter 4.
- the number of time divisions into which the refresh cycle is split does not need to match the number of graduations possible in the digital data.
- the digital data comprises an 8-bit signal
- this preferred form matches that data with an 8-bit counter 4 for the sake of full processing of the data and clear explanation.
- the counter 4 can be a greater number such as a 10-bit counter with the increase in bits used for other purposes.
- a counter 4 using a smaller bit signal such as a 6-bit signal is also possible although this would reduce the combinations possible and not fully utilize all the graduations available from the 8-bit digital signal.
- the counter 4 generates 256 numeric binary signals within the time period "T".
- Each of the 8 output bits designated as Q 0 to Q on counter 4 are mapped to input bits on the priority encoder 9.
- a priority encoder seeks to determine the order of the incoming binary number. Priority encoders generally identify the highest active bit within the 8-bit combination.
- the preferred signals comprise a signal having a pulse covering every second of the 256 time divisions, a further signal having a pulse every 4 th time division, a further pulsed signal having a pulse every 8 th time division, etc. and where the pulses do not overlap with each other.
- the frequency of these pulses matches the frequency occurrence of the activity of the bits from the counter 4.
- the output bit Q 7 is the highest active bit for 50% of the time period being the highest active bit for half the numbers generated by the counter 4. However, it is the highest active bit only for the last 50% of the numbers generated and to consider this as a possible source for signal generation would lead to a pulsed signal which, although representing half of the available time period, is concentrated over the final 50% of the time period and not distributed throughout the time period.
- the invention recognizes that the desired distribution of pulses is generated not by the highest active bit but instead by the lowest active bit from the counter 4.
- the Q 0 bit will be the lowest active bit on every second of the 256 binary numbers.
- the output bit Q is the lowest active bit only for the binary number "10000000". This is a single occurrence only.
- the priority encoder 9 is connected to the counter 4 such that, instead of recognizing the highest active bit, it actually recognizes the lowest active bit from the counter 4. This is simply achieved by reversing the mapping of output and input bits between the connection such that the lowest output bit of the counter 4 being bit Q o is mapped to the highest input bit I 7 of the priority encoder 9. This is shown by connections 11 as shown in Fig. 3.
- the output from the priority encoder 9 comprises 256 successive binary numbers, each being a 3-bit number representing the decimal numbers 0 to 7 indicating the highest active bit as recognized by the input to the priority encoder 9.
- This succession of 3 -bit numbers may be communicated by connections 12 to a decoder 10.
- a signal along the communication 12 to the decoder 10 comprises a sequence of numbers generally in the form of the sequence :7, 6, 7, 5, 7, 6, 7, 4, 7....
- the decoder 10 seeks to translate these 256 individual numbers into 8 pulsed signals. These are outputs by the decoder 10 from the output bits P 7 to P 0 .
- the decoder 10 upon receiving an input signal representing the decimal number 7, outputs a pulse on output P 7 . Similarly, receipt of an input representing the decimal number 4 will create a pulse on output P , etc.
- the frequency of the occurrence of the decimal number 7 in the output from the priority encoder 9 is such that it occurs on every second of the 256 discreet outputs.
- the output from the decoder 10 on output P is a pulse every second of the 256 individual time segments.
- FIG. 4 A simplified version of an output from a possible embodiment is shown in Figs. 4 and 5.
- a representative output of a 3 -bit system is shown.
- the output from the decoder of a 3 -bit generator would comprise a pulsed signal P 2 where a pulse is generated every second pulse, a signal Pi where a pulse is generated every 4 th time division and a signal P 0 comprising a single pulse.
- P 2 pulsed signal
- Pi signal
- P 0 signal
- a cumulative output is shown representing the combination of the signals P 2 and P 0 . This provides five pulses distributed over the time period
- the pulses are not perfectly evenly distributed over the time period "T" for all combinations. As shown in Fig.5, the five individual pulses are distributed as a single pulse, a block of three pulses and a further single pulse. As we are working with digital data, generating pulses during 8 discreet smaller time divisions of the overall period "T" does not allow perfectly even distribution unless the start and end points of the smaller time divisions "T" can themselves be asynchronized.
- the data 2 may be combined with each of the plurality of signals 8 through the provision of AND gates 14.
- the data 2 comprises a binary number from 0 to 255. If we take an example, the number 128 is represented in binary as "10000000". As shown in Fig. 3, the data 2 may be provided through a buffer or similar 15 and the output of a signal such as the number 128 would create a "1" on the output O 7 . All the other outputs would be zero.
- the O 7 bit from the data 2 is ANDed with the P signal from the decoder 10. As mentioned previously, the P signal comprises 128 individual pulses timed at every second of the smaller time divisions. The appearance of a "1" on the O data bit and its incorporation through an AND gate leads to an output 16 of the P 7 signal.
- the remaining data bits O 0 to O 6 are all zeros and their incorporation through AND gates with the signals on P 0 to P 6 respectively will suppress all the remaining pulsed signals on the outputs from the AND gates 14. As a result, the output 6 supplied to the LED 1 is simply the P 7 output from the decoder 10.
- a further example can be considered if the data 2 is the binary representation of the numeral 129.
- the output from the buffer 15 will create a "1" on the O 7 bit and a "1" on the O 0 bit.
- the P and P 0 outputs from the decoder 10 are still in existence. All the other pulsed signals are suppressed.
- These two signals are combined through the OR gate 17 such that the output 6 comprises some 129 pulses. This is the pulsed signal P 7 plus one additional pulse in the middle which will create a block of three consecutive pulses intermediate of the time period. This is sufficiently close to an even distribution to overcome the shimmer effects as described previously.
- the invention provides both a method and apparatus that generates a series of pulses distributed over the time period to represent the various energy levels intended to be supplied to the display element 1.
- the invention performs this without the need for expensive Eproms utilizing lookup tables or memory address segments and instead utilizes a logic circuit.
- the logic circuit utilizes the frequency of occurrence of the lowest order bit from a counter to generate the required signals for subsequent combination with the incoming data.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of El Displays (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Liquid Crystal (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US53552800A | 2000-03-27 | 2000-03-27 | |
US535528 | 2000-03-27 | ||
PCT/IB2001/000477 WO2001073736A1 (en) | 2000-03-27 | 2001-03-26 | Method and apparatus for driving a digital display by distributing pwm pulses over time |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1269455A1 true EP1269455A1 (en) | 2003-01-02 |
EP1269455B1 EP1269455B1 (en) | 2011-11-23 |
Family
ID=24134633
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01915598A Expired - Lifetime EP1269455B1 (en) | 2000-03-27 | 2001-03-26 | Method and apparatus for driving a digital display by distributing pwm pulses over time |
Country Status (12)
Country | Link |
---|---|
EP (1) | EP1269455B1 (en) |
JP (1) | JP2003529100A (en) |
KR (1) | KR20020093011A (en) |
CN (1) | CN1272757C (en) |
AT (1) | ATE534984T1 (en) |
AU (1) | AU779338B2 (en) |
CA (1) | CA2403939C (en) |
EA (1) | EA005964B1 (en) |
HK (1) | HK1052789B (en) |
MY (1) | MY126157A (en) |
TW (1) | TW581999B (en) |
WO (1) | WO2001073736A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3923341B2 (en) | 2002-03-06 | 2007-05-30 | 株式会社半導体エネルギー研究所 | Semiconductor integrated circuit and driving method thereof |
GB2403841B (en) * | 2003-07-07 | 2006-08-09 | Pelikon Ltd | Control of Electroluminescent displays |
JP4016942B2 (en) * | 2003-12-10 | 2007-12-05 | セイコーエプソン株式会社 | PWM signal generation circuit and display driver |
KR100718962B1 (en) * | 2004-12-28 | 2007-05-16 | 엘지전자 주식회사 | Projection Display Driving Apparatus |
WO2012022235A1 (en) * | 2010-08-19 | 2012-02-23 | 深圳市明微电子股份有限公司 | Method and device for frequency multiplication of display control |
EP3622502A1 (en) * | 2017-05-08 | 2020-03-18 | Compound Photonics Limited | Drive techniques for modulation devices |
CN112985325B (en) * | 2021-04-21 | 2021-08-17 | 天津飞旋科技股份有限公司 | Position decoding method and device of sine and cosine encoder and computer readable medium |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03246592A (en) * | 1990-02-23 | 1991-11-01 | Seiko Instr Inc | Gradation display circuit of display device |
JP3500899B2 (en) * | 1997-03-27 | 2004-02-23 | 三菱電機株式会社 | Image display method and image display device |
-
2001
- 2001-03-26 AT AT01915598T patent/ATE534984T1/en active
- 2001-03-26 AU AU42680/01A patent/AU779338B2/en not_active Ceased
- 2001-03-26 EP EP01915598A patent/EP1269455B1/en not_active Expired - Lifetime
- 2001-03-26 WO PCT/IB2001/000477 patent/WO2001073736A1/en active IP Right Grant
- 2001-03-26 EA EA200201021A patent/EA005964B1/en not_active IP Right Cessation
- 2001-03-26 CN CNB01807359XA patent/CN1272757C/en not_active Expired - Lifetime
- 2001-03-26 KR KR1020027012890A patent/KR20020093011A/en not_active Application Discontinuation
- 2001-03-26 CA CA2403939A patent/CA2403939C/en not_active Expired - Lifetime
- 2001-03-26 JP JP2001571376A patent/JP2003529100A/en active Pending
- 2001-03-27 TW TW090107242A patent/TW581999B/en not_active IP Right Cessation
- 2001-03-27 MY MYPI20011399A patent/MY126157A/en unknown
-
2003
- 2003-07-02 HK HK03104704.6A patent/HK1052789B/en not_active IP Right Cessation
Non-Patent Citations (1)
Title |
---|
See references of WO0173736A1 * |
Also Published As
Publication number | Publication date |
---|---|
CN1421028A (en) | 2003-05-28 |
TW581999B (en) | 2004-04-01 |
CA2403939C (en) | 2012-03-27 |
EP1269455B1 (en) | 2011-11-23 |
HK1052789A1 (en) | 2003-09-26 |
CN1272757C (en) | 2006-08-30 |
HK1052789B (en) | 2012-03-09 |
EA005964B1 (en) | 2005-08-25 |
WO2001073736A1 (en) | 2001-10-04 |
MY126157A (en) | 2006-09-29 |
AU779338B2 (en) | 2005-01-20 |
KR20020093011A (en) | 2002-12-12 |
EA200201021A1 (en) | 2003-02-27 |
CA2403939A1 (en) | 2001-10-04 |
ATE534984T1 (en) | 2011-12-15 |
AU4268001A (en) | 2001-10-08 |
JP2003529100A (en) | 2003-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20210407367A1 (en) | Method and system for switched display of grayscale of multi-line scan led | |
US7046221B1 (en) | Increasing brightness in field-sequential color displays | |
KR100885613B1 (en) | Liquid crystal display | |
EP0664917B1 (en) | Display device | |
US6646654B2 (en) | Modulation circuit, image display using the same, and modulation method | |
US20030132901A1 (en) | Field sequential color display device | |
KR20010110349A (en) | Modulation circuit and image display using the same | |
JP2000278705A (en) | Color picture display device | |
US5153568A (en) | Liquid crystal display panel system and method of using same | |
DE69702902D1 (en) | CONTROL DEVICE FOR AN IMAGE DEVICE WITH A LARGE COLOR RANGE | |
EP0387550B1 (en) | Display control device | |
US5400044A (en) | Method and apparatus for producing grey levels on a raster scan video display device | |
AU779338B2 (en) | Method and apparatus for driving a digital display by distributing PWM pulses over time | |
WO1995027970A1 (en) | Display device | |
US6573951B1 (en) | Non-terminating pulse width modulation for displays | |
JPH02291521A (en) | Half-tone display system and half-tone display controller | |
KR930005369B1 (en) | Method and device for displaying multiple color | |
US20080217509A1 (en) | Increased color depth modulation using fast response light sources | |
US8947475B2 (en) | Spatially multiplexed pulse width modulation | |
EP0526045A2 (en) | Method and apparatus for simulated analog control of color video for LCD applications | |
KR101793627B1 (en) | Led color implementation method and its apparatus using symmetrical distributed pwm pulse | |
AU644852B2 (en) | Liquid crystal display panel system and method of using same | |
JP3294597B2 (en) | Full color LED display system | |
JPH0279092A (en) | Gradation display control circuit | |
JP2733052B2 (en) | Driving method and driving device for liquid crystal display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20020924 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: LIGHTHOUSE TECHNOLOGIES LTD. |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 60145699 Country of ref document: DE Effective date: 20120126 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: T3 |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1052789 Country of ref document: HK |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120323 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120224 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 534984 Country of ref document: AT Kind code of ref document: T Effective date: 20111123 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20120824 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120331 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20121130 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 60145699 Country of ref document: DE Effective date: 20120824 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120402 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120326 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120331 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120305 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120326 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20160324 Year of fee payment: 16 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170326 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: CH Payment date: 20190221 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20190313 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20200317 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MM Effective date: 20200401 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200401 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 60145699 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20200326 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200326 |