EP1262947A1 - Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran - Google Patents

Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran Download PDF

Info

Publication number
EP1262947A1
EP1262947A1 EP02291257A EP02291257A EP1262947A1 EP 1262947 A1 EP1262947 A1 EP 1262947A1 EP 02291257 A EP02291257 A EP 02291257A EP 02291257 A EP02291257 A EP 02291257A EP 1262947 A1 EP1262947 A1 EP 1262947A1
Authority
EP
European Patent Office
Prior art keywords
dither
video
patterns
dithering
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP02291257A
Other languages
German (de)
English (en)
Other versions
EP1262947B1 (fr
Inventor
Cedric Thebault
Carlos Correa
Sébastien Weitbruch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
THOMSON LICENSING
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP01250199A external-priority patent/EP1262942A1/fr
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Priority to EP02291257.0A priority Critical patent/EP1262947B1/fr
Publication of EP1262947A1 publication Critical patent/EP1262947A1/fr
Application granted granted Critical
Publication of EP1262947B1 publication Critical patent/EP1262947B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003—Display of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2044—Display of intermediate tones using dithering
    • G09G3/2051—Display of intermediate tones using dithering with use of a spatial dither pattern
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0457—Improvement of perceived resolution by subpixel rendering
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2044—Display of intermediate tones using dithering
    • G09G3/2051—Display of intermediate tones using dithering with use of a spatial dither pattern
    • G09G3/2055—Display of intermediate tones using dithering with use of a spatial dither pattern the pattern being varied in time
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels

Definitions

  • the invention relates to a method and apparatus for processing video picture data for display on a display device. More specifically the invention is closely related to a kind of video processing for improving the picture quality of pictures which are displayed on matrix displays like plasma display panels (PDP) or other display devices where the pixel values control the generation of a corresponding number of small lighting pulses on the display.
  • PDP plasma display panels
  • the Plasma technology now makes it possible to achieve flat colour panel of large size (out of the CRT limitations) and with very limited depth without any viewing angle constraints.
  • a Plasma Display Panel utilizes a matrix array of discharge cells which could only be “ON” or “OFF”. Also unlike a CRT or LCD in which grey levels are expressed by analogue control of the light emission, a PDP controls the grey level by modulating the number of light pulses per frame (sustain pulses). This time-modulation will be integrated by the eye over a period corresponding to the eye time response.
  • this kind of modulation is also known as PWM, pulse width modulation.
  • This PWM is responsible for one of the PDP image quality problems: the poor grey scale portrayal quality, especially in the darker regions of the picture. This is due to the fact, that the displayed luminance is linear to the number of pulses, but the eye response and its sensitivity to noise is not linear. In darker areas the eye is more sensitive than in brighter areas. This means that even though modern PDPs can display e.g. 255 discrete video levels for each colour component R,G,B, the quantisation error will be quite noticeable in the darker areas. Further on, the required degamma operation in PDP displays, increases quantisation noise in video dark areas, resulting in a perceptible lack of resolution.
  • EP-A-0 994 457 it is known to store a set of dither patterns in memory and to select the right dither pattern in dependence on time data (field data) and positional data indicating the locations of the pixels on the display panel.
  • different dither patterns are used independence on what video level an input data word represents.
  • the different video level ranges are e.g. defined to be 0 ... 15, 16 ... 31, 32 ... 47, and 48 ... 63.
  • the present invention reports a dithering technique that makes use of different dither patterns for different entries in a number of least significant bits of the data word representing the input video level.
  • the invention utilizes quasi a 4-dimensional dither pattern with the fourth dimension being the entries in a number of least significant bits of an input video level data word. The invention makes it possible to suppress the disturbing patterns occurring on the plasma screen when using the 3-dimensional dither pattern.
  • the input data words need to be transformed in a form where they have more bits than necessary for the final bit resolution that is required in the subsequent sub-field coding process.
  • the bit resolution needs to be increased corresponding to the bit resolution for the dithering process.
  • This transformation can advantageously be done in a degamma calculation step in which the input video levels are amplified in order to compensate for the gamma correction in the video source.
  • the transformation can also be done in a rescaling step where the data words for the reduced set of video levels are translated into data words having less bits.
  • the dither unit comprises a table of different dither patterns for different entries in a number of least significant bits of the data word representing the input video level and a selector that assigns to a given video level one of the dither patterns stored in the table.
  • a dedicated table of dither patterns is provided in the dither unit. This allows to use a single clock signal, e.g. pixel clock for dither number retrieval in the dithering process.
  • Fig. 1 the general concept of light generation in plasma display panels is illustrated.
  • a plasma cell can only be switched on or off. Therefore, the light generation is being done in small pulses where a plasma cell is switched on.
  • the different colours are produced by modulating the number of small pulses per frame period.
  • a frame period is subdivided in so called sub-fields SF.
  • Each sub-field SF has assigned a specific weight which determines how many light pulse are produced in this sub-field SF.
  • Light generation is controlled by sub-field code words.
  • a sub-field code word is a binary number which controls sub-field activation and inactivation. Each bit being set to 1 activates the corresponding sub-field SF.
  • an activated sub-field SF the assigned number of light pulses will be generated.
  • an inactivated sub-field there will be no light generation.
  • a typical sub-field organisation with 12 sub-fields SF is shown in Fig. 1. The sub-field weights are listed at the top of the figure.
  • the frame period is illustrated slightly longer than all the sub-field periods together. This has the reason that for non-standard video sources the video line may be subject of jittering and to make sure that all sub-fields SF fit into the jittering video line, the total amount of time for all sub-fields SF is slightly shorter than a standard video line.
  • a sub-field is a period of time in which successively the following is being done with a cell:
  • the addressing or erasing periods are not present in each sub-field. Instead, a selective addressing / erasing is performed ahead or after a group of sub-fields.
  • this gamma function on the input video data is shown in the following table, where a quadratic gamma function is applied (calculated with 16-bit resolution). After applying the quadratic degamma function to the input video data, in the next column the effect of this degamma function is depicted. The numbers in this column were achieved after dividing the quadratic numbers in the previous column by 256 and truncation. By doing this it is assured that the output video range and the input video range is identical.
  • Dithering is a known technique for avoiding to lose amplitude resolution bits due to truncation. This technique only works if the required resolution is available before the truncation step. But this is the case in the present application, because the video data after degamma operation has 16 bit resolution and in the corresponding columns there are no two identical values. Dithering can in principle bring back as many bits as those lost by truncation. However, the dithering noise frequency decreases, and therefore becomes more noticeable, with the number of dither bits.
  • 1 bit-dithering corresponds to multiply the number of available output levels by 2
  • 2 bit-dithering corresponds to multiply the number of available output levels by 4
  • 3 bit-dithering corresponds to multiply the number of available output levels by 8.
  • the columns headed 11 Bit Degamma Data contain the output data from the degamma unit. These values are derived from the values in the columns headed 16 Bit Degamma data by dividing them by 32 or better by truncation of 5 bits. How these values are used in the dithering process will be explained later on.
  • a dither number is added to every panel cell in contrast to every panel pixel as usually done.
  • a panel pixel is composed of three cells: red, green and blue cell aligned in a video line for each pixel.
  • the cell-based dithering has the advantage of rendering the dithering noise finer and thus making it less noticeable to the human viewer.
  • the dither pattern is defined cell-wise, it is not possible to use techniques like error-diffusion, in order to avoid colouring of the picture when one cell would diffuse in the contiguous cell of a different colour. This is not a big disadvantage, because it has been observed sometimes an undesirable low frequency moving interference, between the diffusion of the truncation error and a moving pattern belonging to the video signal. Error diffusion works best in case of static pictures.
  • Fig. 3 shows one example for a 3-dimensional dither pattern.
  • 3-bit-dithering is used in this example. This means that the dither numbers have values from 0 to 7.
  • the static 3-dimensional dither pattern is defined for a cube of 4*4*4 cells (4-lines with 4 cells each, repeatedly taken from 4 frames).
  • the use of a 3 bit-dithering requires that the degamma operation is performed with 3 bits more than final resolution.
  • the final resolution is supposed to be 8 bit resolution.
  • the sub-field coding range is therefore from 0 to 255.
  • the output range of the degamma operation should be from 0 to 2040.
  • the maximum dither number with 3 bit dithering is 7. If this number is added to 2040, the result is 2047 which is the highest possible 11 bit binary number %11111111111.
  • the final bit resolution does not need to be necessarily 8 bit resolution.
  • the final bit resolution is 6 bits only due to a decimation of the set of input video levels in order to avoid dynamic false contouring.
  • 9 bit data words need to be provided by the degamma and rescaling unit, thus corresponding to truncation of 7 bits from the 16 bit degamma data words. If the video range is from 0 to 36, then the output range of the degamma operation in 9 bit resolution should be from 0 to 10.
  • the 3-bit dither pattern shown in Fig. 3 is static. This means that it is repeatedly used for the whole panel. From Fig. 3 it can be seen that the dither pattern is repeated in horizontal direction of the panel. However, it also repeats in vertical direction and in time direction accordingly.
  • a problem of the 3-dimensional dither patterns is that mainly in static pictures having homogenous surfaces for some video levels some noticeable patterns can occur. This problematic can be seen for example for a video level of 1/8 after degamma operation, to be displayed with 3 bits of dithering.
  • the pattern shown in Fig. 4 will appear on the PDP.
  • the temporal integration of this pattern over the 4 frames gives for each color a checked pattern with 2x2 squares. This is illustrated in Fig. 5.
  • Fig. 6 the temporal integration of the dither patterns are shown for the video levels 0, 1/8, 1/4, ... 7/8.
  • the displayed patterns are patterns for one colour component, namely R. It is pointed out that the disturbing patterns will not only occur for these 8 lowest video levels but also for the video levels 1, 11 ⁇ 8, 11 ⁇ 4, 13 ⁇ 8, and so on. Of course, as the human eye is more sensitive to relative luminance/chrominance differences, the most disturbing patterns are in the low video level range (dark scenes).
  • This noisy static pattern could be reduced to a checked pattern twice smaller by the use of a modified 3-dimensional dither pattern, but in this case, the previous pattern will appear for another video level.
  • Another idea to suppress this pattern could be to use a dithering based on 8 frames, but in this case the temporal frequency of the dithering will be too low, and so the problem of flickering will appear.
  • Fig. 7 shows an example of eight different dither patterns for the different video levels after degamma X, X1 ⁇ 8, X1 ⁇ 4, X3 ⁇ 8, X%, X5 ⁇ 8, X3 ⁇ 4, X7 ⁇ 8 where X stands for any number 0 ... 255. Only the trivial dither pattern for the level X where all entries are Zero is not shown. The depicted pattern is valid for the colour component R.
  • the dither patterns shown in Fig. 7 could be written in the form of Fig. 3, too. From the aspect of hardware or software expenditure for the implementation it is better to memorize the dither patterns in the form of Fig. 7, because here, for each cell only one single bit needs to be stored in memory.
  • the evaluation of the entries in a dither pattern is performed in such a manner that in each case where a "1" entry is given the binary value %111 will be added to the input value and in each case where a "0" entry is given either no value is added or a Zero value is added. It need not be added a value less than seven in this case because for these values after truncation of the three least significant bits there will not remain an effect on the higher bits. In the illustration of Fig. 7 the truncation effect is already considered.
  • the 4-dimensional dither pattern is defined in case of 3-bit dithering for a cube of 8*4*4*4 cells (8-level ranges, 4-plasma cells, 4-lines, 4-frames). It should be noted that other alternatives of 4-dimensional dither patterns can be found. Other cubes can be defined and the patterns could also be differently defined.
  • a problem is to find easily the right entries for a pixel because in each frame the order is R,G,B,R. This problem can be solved by making simply a wrap around each time the four entries for a line have been read out. Then the next entry follows in the first entry of the same line and so on.
  • the counter needs to be incremented three times for each colour component of a pixel and the dithering units for each colour components have to access the same memory having stored the dither pattern.
  • the memory needs to be very fast because there cannot be much delay between the accesses of the dithering units to the memory in order to assure quasi parallelism.
  • An alternative implementation is to memorize separately a table for each colour component per frame and per video level.
  • the right entry will be easily found for each pixel.
  • the counters can be incremented in parallel and that is easy to implement with a clock signal.
  • a separate memory can be used for the dither patterns of each colour component. This avoids problems with multiple access to a single memory.
  • Fig. 8 shows the dither patterns for the different video levels and for the colour components R, G, B but only for the first frame. The dither patterns for the remaining frames are not shown, but they can be easily derived from Fig. 7. Both alternatives of dither patterns can be regarded as equivalent because they generate the same patterns on the screen.
  • the dither patterns of Fig. 7 and 8 have been chosen in order to reduce the size of the noisy static patterns, line flicker, and also the noise introduced by asymmetries between the different dither patterns.
  • Fig. 9 shows the temporal integration of these dither patterns like in Fig. 6. It is evident from this figure, that the size of noisy static patterns is really reduced. Instead of a checked pattern with 2*2 pixel blocks a checked pattern with 1*1 pixel blocks is generated. Of course, the checked pattern with 1*1 pixel blocks is less noticeable than the checked pattern with 2*2 pixel blocks and so with dither patterns according to the invention, the picture quality is really improved.
  • Fig. 10 a circuit implementation of the invention is illustrated.
  • Input R,G,B video data is forwarded to degamma unit 10.
  • the degamma unit 10 performs the 11-bit degamma function and delivers 11 bit video data RGB at the output.
  • the dither evaluation unit 12 computes the dither numbers: DR for red, DG for green and DB for blue based on the degamma data coming from degamma unit 10. To do that it requires the sync signals H and V to determine which pixel is currently processed and which line and frame number is valid. These information is used for addressing a lookup table in which the dither pattern is stored.
  • the R, G and B components are used in this unit for evaluating the video level range of each component.
  • calculation unit 11 the resulting dither numbers and the degamma output values are added and the 3 least significant bits of the resulting data words are truncated so that the final output values R, G and B are achieved. These values are forwarded to a sub-field coding unit 13 which performs sub-field coding under control of control unit 16.
  • the sub-field code words are stored in memory unit 14. Reading and writing from and to this memory unit is also controlled by the external control unit 16.
  • the sub-field code words are read out of the memory device and all the code words for one line are collected in order to create a single very long code word which can be used for the line-wise PDP addressing. This is carried out in the serial to parallel conversion unit 15.
  • the control unit 16 generates all scan and sustain pulses for PDP control. It receives horizontal and vertical synchronising signals for reference timing.
  • Fig. 11 the components of the calculation unit 11 are shown.
  • Reference number 110 denotes the adder that adds the dither value DR, DG, DB to the the 11 bit degamma data R, G, B.
  • Reference number 111 denotes the truncation stage in which the three least significant bits of the resulting 11 bit data words are truncated. Finally the resulting 8 bit data words are output and they will be used for sub-field coding in sub-field coding unit 13.
  • Fig. 12 shows in more detail the structure of the dither evaluation unit 12.
  • the tables with the dither patterns are denoted.
  • the memory range is subdivided in 8 sectors having each the dither patterns for one of the different eight possible input values corresponding to the entries in the three least significant bits of the input value.
  • the following components are provided. First, the input value is fed to a selector 121. The three least significant bits determine which value is required in pointer 122. This pointer points to the beginning of a memory sector. Furthermore, a set of three modulo-4-counters 123 to 125 is provided.
  • the frame conuter 123 determines which of the 4*4 tables for the 4 successive frames needs to be taken.
  • the line counter 124 determines the line within the 4*4 table and the pixel counter 125 determines the position within the selected line. All the three modulo-4-counters are clocked by the same clock signal ⁇ that corresponds to the pixel clock in the PDP signal processing.
  • the right address for memory addressing is determined by multiplying the entry in the frame counter by 16, multiplying the entry in the line counter by 4, and adding the resulting values plus the entry in the position counter to the pointer value of pointer 122.
  • the entry in the resulting address is read out and determines which dither value DR is output by the dithering evaluation unit 12. For this purpose a second selector 126 is provided. The dither value 7 is output if the read out value is equal to "1" and the value 0 is output if the read out value is equal to "0".
  • the components depicted in Fig. 12 while shown only for the colour component R are also required for the other color components G and B.
  • the invention can be used in particular in PDPs.
  • Plasma displays are currently used in consumer electronics, e.g. for TV sets, and also as a monitor for computers.
  • use of the invention is also appropriate for matrix displays where the light emission/generation is also controlled with small pulses in sub-fields, i.e. where the PWM principle is used for controlling brightness.
EP02291257.0A 2001-06-01 2002-05-21 Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran Expired - Lifetime EP1262947B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP02291257.0A EP1262947B1 (fr) 2001-06-01 2002-05-21 Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP01250199A EP1262942A1 (fr) 2001-06-01 2001-06-01 Procédé et dispositif de traitement de données vidéo à être visualisées sur un écran
EP01250199 2001-06-01
EP02291257.0A EP1262947B1 (fr) 2001-06-01 2002-05-21 Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran

Publications (2)

Publication Number Publication Date
EP1262947A1 true EP1262947A1 (fr) 2002-12-04
EP1262947B1 EP1262947B1 (fr) 2013-10-09

Family

ID=26077061

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02291257.0A Expired - Lifetime EP1262947B1 (fr) 2001-06-01 2002-05-21 Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran

Country Status (1)

Country Link
EP (1) EP1262947B1 (fr)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1542199A2 (fr) * 2003-12-08 2005-06-15 LG Electronics Inc. Méthode et dispositif de commande d'un panneau d'affichage à plasma
EP1548696A1 (fr) * 2003-12-16 2005-06-29 LG Electronics Inc. Méthode et dispositif de commande d'un panneau d'affichage à plasma
EP1580715A2 (fr) * 2004-03-18 2005-09-28 LG Electronics Inc. Dispositif d'affichage à plasma et procédé de traitement d'image lui étant adapté
EP1619651A1 (fr) * 2004-07-23 2006-01-25 Deutsche Thomson-Brandt Gmbh Méthode et dispositif de traitement de données video utilisant la diffusion d'erreurs et dithering
EP1619649A2 (fr) * 2004-07-23 2006-01-25 Deutsche Thomson-Brandt GmbH Méthode et dispositif de traitement de données vidéo en combinant diffusion d'erreur et un autre dithering
EP1630773A1 (fr) 2004-08-25 2006-03-01 Thomson Licensing Procédé et dispositif de tremblement de demi-teinte
KR100593069B1 (ko) 2004-11-12 2006-06-26 엘지전자 주식회사 플라즈마 디스플레이 패널의 화상처리 장치 및 방법
KR100594649B1 (ko) * 2004-03-18 2006-06-30 엘지전자 주식회사 플라즈마 디스플레이 패널의 화상처리 방법
EP1801769A1 (fr) 2005-12-20 2007-06-27 Deutsche Thomson-Brandt Gmbh Procédé et dispositif pour le traitement d'images vidéo
US7345682B2 (en) 2003-02-20 2008-03-18 Pioneer Corporation Display panel driver having multi-grayscale processing function
US7738719B2 (en) 2004-07-23 2010-06-15 Thomson Licensing Method and device for processing video data by combining error diffusion and another dithering
CN105208363A (zh) * 2015-09-17 2015-12-30 北京暴风科技股份有限公司 对颜色空间转换中抖色调整量化补偿的方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5712657A (en) 1995-03-28 1998-01-27 Cirrus Logic, Inc. Method and apparatus for adaptive dithering
EP0994457A2 (fr) 1998-10-12 2000-04-19 Victor Company Of Japan, Limited Appareil et méthode de traitement d'échelle des gris de signal vidéo pour un appareil d'affichage matriciel
US6069609A (en) 1995-04-17 2000-05-30 Fujitsu Limited Image processor using both dither and error diffusion to produce halftone images with less flicker and patterns
EP1136974A1 (fr) 2000-03-22 2001-09-26 Deutsche Thomson-Brandt Gmbh Procédé pour le traitement des données d'image vidéo pour dispositif d'affichage

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5712657A (en) 1995-03-28 1998-01-27 Cirrus Logic, Inc. Method and apparatus for adaptive dithering
US6069609A (en) 1995-04-17 2000-05-30 Fujitsu Limited Image processor using both dither and error diffusion to produce halftone images with less flicker and patterns
EP0994457A2 (fr) 1998-10-12 2000-04-19 Victor Company Of Japan, Limited Appareil et méthode de traitement d'échelle des gris de signal vidéo pour un appareil d'affichage matriciel
EP1136974A1 (fr) 2000-03-22 2001-09-26 Deutsche Thomson-Brandt Gmbh Procédé pour le traitement des données d'image vidéo pour dispositif d'affichage

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7345682B2 (en) 2003-02-20 2008-03-18 Pioneer Corporation Display panel driver having multi-grayscale processing function
EP1542199A2 (fr) * 2003-12-08 2005-06-15 LG Electronics Inc. Méthode et dispositif de commande d'un panneau d'affichage à plasma
EP1542199A3 (fr) * 2003-12-08 2008-10-08 LG Electronics Inc. Méthode et dispositif de commande d'un panneau d'affichage à plasma
EP1548696A1 (fr) * 2003-12-16 2005-06-29 LG Electronics Inc. Méthode et dispositif de commande d'un panneau d'affichage à plasma
EP1580715A3 (fr) * 2004-03-18 2006-08-23 LG Electronics Inc. Dispositif d'affichage à plasma et procédé de traitement d'image lui étant adapté
KR100594649B1 (ko) * 2004-03-18 2006-06-30 엘지전자 주식회사 플라즈마 디스플레이 패널의 화상처리 방법
EP1580715A2 (fr) * 2004-03-18 2005-09-28 LG Electronics Inc. Dispositif d'affichage à plasma et procédé de traitement d'image lui étant adapté
EP1619649A2 (fr) * 2004-07-23 2006-01-25 Deutsche Thomson-Brandt GmbH Méthode et dispositif de traitement de données vidéo en combinant diffusion d'erreur et un autre dithering
EP1619649A3 (fr) * 2004-07-23 2008-02-13 Deutsche Thomson-Brandt GmbH Méthode et dispositif de traitement de données vidéo en combinant diffusion d'erreur et un autre dithering
EP1619651A1 (fr) * 2004-07-23 2006-01-25 Deutsche Thomson-Brandt Gmbh Méthode et dispositif de traitement de données video utilisant la diffusion d'erreurs et dithering
US7738719B2 (en) 2004-07-23 2010-06-15 Thomson Licensing Method and device for processing video data by combining error diffusion and another dithering
EP1630773A1 (fr) 2004-08-25 2006-03-01 Thomson Licensing Procédé et dispositif de tremblement de demi-teinte
KR100593069B1 (ko) 2004-11-12 2006-06-26 엘지전자 주식회사 플라즈마 디스플레이 패널의 화상처리 장치 및 방법
EP1801769A1 (fr) 2005-12-20 2007-06-27 Deutsche Thomson-Brandt Gmbh Procédé et dispositif pour le traitement d'images vidéo
US7598970B2 (en) * 2005-12-20 2009-10-06 Thomson Licensing Method and device for processing video pictures
CN105208363A (zh) * 2015-09-17 2015-12-30 北京暴风科技股份有限公司 对颜色空间转换中抖色调整量化补偿的方法

Also Published As

Publication number Publication date
EP1262947B1 (fr) 2013-10-09

Similar Documents

Publication Publication Date Title
US6756995B2 (en) Method and apparatus for processing video picture data for display on a display device
US7184053B2 (en) Method for processing video data for a display device
US6476875B2 (en) Method and apparatus for processing video pictures, especially for false contour effect compensation
US6894664B2 (en) Method and apparatus for processing video pictures
EP1162594B1 (fr) Contrôleur d'impulsion de commande d'un dispositif d'affichage à plasma
EP1359561B1 (fr) Appareil d'affichage d'images
US20070030285A1 (en) Method and device for processing video data for display on a display device
US7110050B2 (en) Method for processing video pictures for display on a display device using self-priming and refreshing sub-fields
US7042422B2 (en) Method and device for processing video pictures
KR100825341B1 (ko) Ｐｄｐ의 구동 방법 및 표시 장치
EP1262947B1 (fr) Procédé et dispositif de traitement de données vidéo pour être visualisées sur un écran
US7522130B2 (en) Plasma display panel (PDP)—improvement of dithering noise while displaying less video levels than required
US7053870B2 (en) Drive method for plasma display panel and plasma display device
KR100416143B1 (ko) 플라즈마 디스플레이 패널의 계조 표시 방법 및 그 장치
JPH09330057A (ja) ガス放電表示パネルの階調表示方法及びガス放電表示装置
EP1387343B1 (fr) Méthode et dispositif de traitement de données video pour affichage sur un dispositif d'affichage
EP1391867A1 (fr) Ecran à plasma (PDP) - réduction du bruit de superposition pour affichage d'un signal avec un nombre réduit de niveau de gris
EP0987675A1 (fr) Appareil et procédé de traitement d'images vidéo, en particulier pour la correction de faux contour
EP1995712A1 (fr) Procédé d'application de tramage à des données vidéo et dispositif d'affichage mettant en oeuvre ledit procédé

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20030411

AKX Designation fees paid

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THOMSON LICENSING

17Q First examination report despatched

Effective date: 20071024

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THOMSON LICENSING

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20130426

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 635839

Country of ref document: AT

Kind code of ref document: T

Effective date: 20131015

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 60245623

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 20131029

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60245623

Country of ref document: DE

Effective date: 20131205

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 60245623

Country of ref document: DE

Effective date: 20131025

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 635839

Country of ref document: AT

Kind code of ref document: T

Effective date: 20131009

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20131009

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140210

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60245623

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

26N No opposition filed

Effective date: 20140710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60245623

Country of ref document: DE

Effective date: 20140710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140531

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140531

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140521

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131009

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 60245623

Country of ref document: DE

Representative=s name: DEHNS, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 60245623

Country of ref document: DE

Representative=s name: DEHNS PATENT AND TRADEMARK ATTORNEYS, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 60245623

Country of ref document: DE

Representative=s name: HOFSTETTER, SCHURACK & PARTNER PATENT- UND REC, DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

Owner name: THOMSON LICENSING DTV, FR

Effective date: 20180830

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20180927 AND 20181005

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 60245623

Country of ref document: DE

Representative=s name: DEHNS, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 60245623

Country of ref document: DE

Owner name: INTERDIGITAL MADISON PATENT HOLDINGS, FR

Free format text: FORMER OWNER: THOMSON LICENSING, ISSY-LES-MOULINEAUX, FR

Ref country code: DE

Ref legal event code: R082

Ref document number: 60245623

Country of ref document: DE

Representative=s name: DEHNS PATENT AND TRADEMARK ATTORNEYS, DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20210526

Year of fee payment: 20

Ref country code: DE

Payment date: 20210527

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20210526

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60245623

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20220520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20220520