EP1234726A1 - Circuit for a control device for a motor vehicle - Google Patents

Circuit for a control device for a motor vehicle Download PDF

Info

Publication number
EP1234726A1
EP1234726A1 EP02002849A EP02002849A EP1234726A1 EP 1234726 A1 EP1234726 A1 EP 1234726A1 EP 02002849 A EP02002849 A EP 02002849A EP 02002849 A EP02002849 A EP 02002849A EP 1234726 A1 EP1234726 A1 EP 1234726A1
Authority
EP
European Patent Office
Prior art keywords
voltage
output voltage
value
circuit arrangement
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP02002849A
Other languages
German (de)
French (fr)
Other versions
EP1234726B1 (en
Inventor
Hans-Alfred Bode
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hella GmbH and Co KGaA
Original Assignee
Hella KGaA Huek and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hella KGaA Huek and Co filed Critical Hella KGaA Huek and Co
Publication of EP1234726A1 publication Critical patent/EP1234726A1/en
Application granted granted Critical
Publication of EP1234726B1 publication Critical patent/EP1234726B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load

Definitions

  • the invention relates to a circuit arrangement for a control unit in one Motor vehicle for generating a stabilized output voltage from two Input voltages, the tolerance range of the first input voltage den Value can fall below the output voltage and the value of the second Input voltage corresponds at least to the value of the output voltage.
  • Such a circuit arrangement can, for example, be part of a Ballast for supplying high pressure gas discharge lamps in one Motor vehicle may be provided.
  • ballast To supply the internal electronic components (e.g. ASIC, driver stages) one such ballast, it is necessary to have at least one stabilized Generate supply voltage.
  • This tension must be very wide Input voltage range, which ranges from 6V to 24V, for example Ballast can be ensured. This is when using a Series regulator problematic when the minimum possible input voltage below the required supply voltage, which is 9V, for example can, the control unit is located.
  • the invention has the task of over the entire input voltage range Control device, with little effort to a stabilized output voltage generate a particularly low power loss in the nominal range of Input voltage, as well as a minimal change in the output voltage via has the entire permissible input voltage range.
  • the subject of the invention is a double voltage regulator Circuit arrangement consisting of two available input voltages generates a stabilized output voltage.
  • the double voltage regulator is as Combination of two low-drop series regulator circuits designed that are symmetrical, supplied with a common reference voltage and work on a common hub.
  • the two series regulator transistors can advantageously be replaced by one Double transistor are formed in one housing.
  • the single figure shows an embodiment of the invention Circuitry.
  • the circuit arrangement consists of two identically constructed low-drop series regulator circuits (T1A, T2A, R1A, R2A and T1B, T2B, R1B, R2B) on the common buffer capacitor (C) work.
  • the circuit gets two Input voltages (UC, URDS) supplied, the first input voltage (UC) the vehicle electrical system voltage or, more generally, the Supply voltage of the control unit corresponds and the second Input voltage (URDS) one compared to the first input voltage (UC) increased voltage is that of a ballast for a gas discharge lamp is generated, for example, by the power switching converter.
  • the entire circuit arrangement is dimensioned such that the first series regulator circuit (T1A, T2A, R1A, R2A) generates a slightly higher regulator output voltage (UEA) than the second series regulator circuit (T1B, T2B, R1B, R2B).
  • This voltage difference (dUE) can be due to the symmetrical structure of the two Series regulator circuits (T1A, T2A, R1A, R2A and T1B, T2B, R1B, R2B) very small be dimensioned.
  • the nominal operating range of the control unit lies in the voltage interval from 9V to 16V, and that the value of the first Input voltage (UC) is in the range from 6V to 16V.
  • the current flows completely through the first Series regulator circuit (T1A, T2A, R1A, R2A) because the output voltage (UEB) for the second series regulator circuit (T1B, T2B, R1B, R2B) by the amount of Voltage difference (dUE) is above their control voltage and thus this completely locks.
  • a first dimensioned to UEA 9V Controller output voltage can thus supply over the full Nominal operating range of the ballast from 9V to 16V from the first Input voltage (UC) can be obtained very stably with low power loss.
  • the first series regulator circuit T1A, T2A, R1A, R2A
  • the output voltage (UE) now drops by Amount dUE until the second series regulator circuit (T1B, T2B, R1B, R2B) Stabilization from the second input voltage (URDS) takes over.
  • the Power loss at this operating point is due to the higher second Input voltage (URDS) is higher, but this is not critical, since there is only one Special operating case exists.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
  • Electric Propulsion And Braking For Vehicles (AREA)
  • Control Of Multiple Motors (AREA)
  • Control Of Direct Current Motors (AREA)

Abstract

The circuit contains two symmetrical longitudinal regulator circuits (T1A,T2A,R1A,R2A;T1B,T2B,R1B,R2B) with a common reference voltage (UR) and both feeding a common buffer capacitor (C) at which the output voltage can be tapped. The first regulator output voltage is higher than the second. The circuit produces a stable output voltage (UE) from two input voltages (UC,URDS); the tolerance range of the first input voltage can be below the value of the output voltage and the value of the second input voltage corresponds at least to the value of the output voltage. It contains two symmetrical longitudinal regulator circuits with a common reference voltage and both feeding a common buffer capacitor at which the output voltage can be tapped. The first regulator output voltage is higher than the second.

Description

Die Erfindung betrifft eine Schaltungsanordnung für ein Steuergerät in einem Kraftfahrzeug zur Erzeugung einer stabilisierten Ausgangsspannung aus zwei Eingangsspannungen, wobei der Toleranzbereich der ersten Eingangsspannung den Wert der Ausgangsspannung unterschreiten kann und der Wert der zweiten Eingangsspannung mindestens dem Wert der Ausgangsspannung entspricht.The invention relates to a circuit arrangement for a control unit in one Motor vehicle for generating a stabilized output voltage from two Input voltages, the tolerance range of the first input voltage den Value can fall below the output voltage and the value of the second Input voltage corresponds at least to the value of the output voltage.

Eine derartige Schaltungsanordnung kann beispielsweise als ein Bestandteil eines Vorschaltgerätes zur Versorgung von Hochdruckgasentladungslampen in einen Kraftfahrzeug vorgesehen sein.Such a circuit arrangement can, for example, be part of a Ballast for supplying high pressure gas discharge lamps in one Motor vehicle may be provided.

Zur Versorgung der internen Elektronikkomponenten (z.B. ASIC, Treiberstufen) eines solchen Vorschaltgerätes ist es erforderlich, mindestens eine stabilisierte Versorgungsspannung zu erzeugen. Diese Spannung muß über einen sehr weiten Eingangsspannungsbereich, der beispielsweise von 6V bis 24V reicht, des Vorschaltgerätes sichergestellt werden. Dies ist bei der Verwendung eines Längsreglers problematisch, wenn die minimal mögliche Eingangsspannung unterhalb der erforderlichen Versorgungsspannung, die zum Beispiel 9V betragen kann, des Steuergeräts liegt.To supply the internal electronic components (e.g. ASIC, driver stages) one such ballast, it is necessary to have at least one stabilized Generate supply voltage. This tension must be very wide Input voltage range, which ranges from 6V to 24V, for example Ballast can be ensured. This is when using a Series regulator problematic when the minimum possible input voltage below the required supply voltage, which is 9V, for example can, the control unit is located.

Die Erfindung hat die Aufgabe, über den gesamten Eingangsspannungsbereich des Steuergeräts, mit geringem Aufwand eine stabilisierte Ausgangsspannung zu erzeugen, die eine besonders geringe Verlustleistung im Nennbereich der Eingangsspannung, sowie eine minimale Änderung der Ausgangsspannung über den gesamten zulässigen Eingangsspannungsbereich aufweist.The invention has the task of over the entire input voltage range Control device, with little effort to a stabilized output voltage generate a particularly low power loss in the nominal range of Input voltage, as well as a minimal change in the output voltage via has the entire permissible input voltage range.

Diese Aufgabe wird erfindungsgemäß durch die Merkmalskombination des Anspruches 1 gelöst. This object is achieved by the combination of features of Claim 1 solved.

Erfindungsgegenstand ist eine als Doppelspannungsregler ausgeführte Schaltungsanordnung, die aus zwei zur Verfügung stehenden Eingangsspannungen eine stabilisierte Ausgangsspannung erzeugt. Der Doppelspannungsregler ist als Kombination von zwei low-drop-Längsreglerschaltungen ausgebildet, die symmetrisch aufgebaut sind, mit einer gemeinsamen Referenzspannung versorgt werden und auf einen gemeinsamen Knotenpunkt arbeiten.The subject of the invention is a double voltage regulator Circuit arrangement consisting of two available input voltages generates a stabilized output voltage. The double voltage regulator is as Combination of two low-drop series regulator circuits designed that are symmetrical, supplied with a common reference voltage and work on a common hub.

Die beiden Längsreglertransistoren können dabei vorteilhaft durch einen Doppeltransistor in einem Gehäuse ausgebildet werden.The two series regulator transistors can advantageously be replaced by one Double transistor are formed in one housing.

Die einzige Figur zeigt ein Ausführungsbeispiel der erfindungsgemäßen Schaltungsanordnung.The single figure shows an embodiment of the invention Circuitry.

Die Schaltungsanordnung besteht aus zwei identisch aufgebauten low-drop-Längsreglerschaltungen (T1A, T2A, R1A, R2A und T1B, T2B, R1B, R2B), die auf den gemeinsamen Pufferkondensator (C) arbeiten. Die Schaltung erhält zwei Eingangsspannungen (UC, URDS) zugeführt, wobei die erste Eingangsspannung (UC) der Bordnetzspannung des Kraftfahrzeuges oder allgemeiner, der Versorgungsspannung des Steuergeräts entspricht und die zweite Eingangsspannung (URDS) eine gegenüber der ersten Eingangsspannung (UC) erhöhte Spannung ist, die bei einem Vorschaltgerät für eine Gasentladungslampe beispielsweise durch den Leistungsschaltwandler erzeugt wird.The circuit arrangement consists of two identically constructed low-drop series regulator circuits (T1A, T2A, R1A, R2A and T1B, T2B, R1B, R2B) on the common buffer capacitor (C) work. The circuit gets two Input voltages (UC, URDS) supplied, the first input voltage (UC) the vehicle electrical system voltage or, more generally, the Supply voltage of the control unit corresponds and the second Input voltage (URDS) one compared to the first input voltage (UC) increased voltage is that of a ballast for a gas discharge lamp is generated, for example, by the power switching converter.

Die für beide Längsreglerschaltungen (T1A, T2A, R1A, R2A und T1B, T2B, R1B, R2B) gemeinsam benutzte Referenzspannung (UR) wird durch eine Z-Diode (ZD) und eine Doppeldiode (D1A, D1B), die zur Temperaturkompensation dient, sowie einem Vorwiderstand (R3) aus der zweiten Eingangsspannung (URDS) erzeugt. Für die Längsreglertransistoren (T1A, T1B) ist ein Doppeltransistor (2 Transistoren in einem Gehäuse, z.B. Zetex SM8 ) ideal, da nur jeweils einer der Transistoren Verlustleistung erzeugt und somit ein kleines Gehäuse ausreicht. The for both series regulator circuits (T1A, T2A, R1A, R2A and T1B, T2B, R1B, R2B) shared reference voltage (UR) is by a Zener diode (ZD) and a double diode (D1A, D1B), which serves for temperature compensation, and a series resistor (R3) generated from the second input voltage (URDS). For the series regulator transistors (T1A, T1B) is a double transistor (2 transistors in a housing, e.g. Zetex SM8) ideal because only one of the transistors at a time Generates power loss and thus a small housing is sufficient.

Die Funktionsweise der erfindungsgemäßen Schaltungsanordnung wird im folgenden anhand der Figur näher erläutert.The mode of operation of the circuit arrangement according to the invention is described below explained in more detail with reference to the figure.

Die Reglerausgangsspannungen (UEA, UEB), die die jeweilige Längsreglerschaltungen (T1A, T2A, R1A, R2A bzw. T1B, T2B, R1B, R2B) erzeugen, ergeben sich zu: (für die erste Längsreglerschaltung): UEA = (UR - UBE) * (1 + R1A / R2A) (für die zweite Längsreglerschaltung): UEB = (UR - UBE) * (1 + R1B / R2B) The controller output voltages (UEA, UEB) that generate the respective series regulator circuits (T1A, T2A, R1A, R2A or T1B, T2B, R1B, R2B) result in: (for the first series regulator circuit): UEA = (UR - UBE) * (1 + R1A / R2A) (for the second series regulator circuit): UEB = (UR - UBE) * (1 + R1B / R2B)

Die gesamte Schaltungsanordnung ist so dimensioniert, daß die erste Längsreglerschaltung (T1A, T2A, R1A, R2A) eine geringfügig höhere Reglerausgangsspannung (UEA) erzeugt als die zweite Längsreglerschaltung (T1B, T2B, R1B, R2B). Unter der Annahme, daß die Widerstände R2A und R2B den gleichen Wert aufweisen, errechnet sich die Differenz zwischen den Reglerausgangsspannungen (UEA, UEB) aus: dUE = UEA - UEB = (UR - UBE) * (R1A - R1B) / R2A The entire circuit arrangement is dimensioned such that the first series regulator circuit (T1A, T2A, R1A, R2A) generates a slightly higher regulator output voltage (UEA) than the second series regulator circuit (T1B, T2B, R1B, R2B). Assuming that the resistors R2A and R2B have the same value, the difference between the controller output voltages (UEA, UEB) is calculated: dUE = UEA - UEB = (UR - UBE) * (R1A - R1B) / R2A

Diese Spannungsdifferenz (dUE) kann durch den symmetrischen Aufbau der beiden Längsreglerschaltungen (T1A, T2A, R1A, R2A und T1B, T2B, R1B, R2B) sehr klein dimensioniert werden.This voltage difference (dUE) can be due to the symmetrical structure of the two Series regulator circuits (T1A, T2A, R1A, R2A and T1B, T2B, R1B, R2B) very small be dimensioned.

Es sei im folgenden angenommen, daß der Nennbetriebsbereich des Steuergeräts im Spannungsintervall von 9V bis 16V liegt, und daß der Wert der ersten Eingangsspannung (UC) im Bereich von 6V bis 16V liegt.In the following it is assumed that the nominal operating range of the control unit lies in the voltage interval from 9V to 16V, and that the value of the first Input voltage (UC) is in the range from 6V to 16V.

Solange die erste Eingangsspannung (UC) größer ist als die erste Reglerausgangsspannung (UEA) ist, fließt der Strom vollständig über die erste Längsreglerschaltung (T1A, T2A, R1A, R2A), da die Ausgangsspannung (UEB) für die zweite Längsreglerschaltung (T1B, T2B, R1B, R2B) um den Betrag der Spannungsdifferenz (dUE) oberhalb ihrer Regelspannung liegt und diese somit vollständig sperrt. Bei einer auf UEA = 9V dimensionierten ersten Reglerausgangsspannung kann die Versorgung somit über den vollen Nennbetriebsbereich des Vorschaltgerätes von 9V bis 16V aus der ersten Eingangsspannung (UC) mit geringer Verlustleistung sehr stabil gewonnen werden. Sinkt die erste Eingangsspannung (UC) jetzt unterhalb 9V (Notbetrieb, Startvorgang) kann die erste Längsreglerschaltung (T1A, T2A, R1A, R2A) die Ausgangsspannung (UE) nicht weiter aufrecht erhalten. Die Ausgangsspannung (UE) fällt jetzt um den Betrag dUE bis die zweite Längsreglerschaltung (T1B, T2B, R1B, R2B) die Stabilisierung aus der zweiten Eingangsspannung (URDS) übernimmt. Die Verlustleistung in diesem Arbeitspunkt ist auf Grund der höheren zweiten Eingangsspannung (URDS) größer, dies ist jedoch unkritisch, da hier nur ein Sonderbetriebsfall vorliegt. As long as the first input voltage (UC) is greater than the first Controller output voltage (UEA), the current flows completely through the first Series regulator circuit (T1A, T2A, R1A, R2A) because the output voltage (UEB) for the second series regulator circuit (T1B, T2B, R1B, R2B) by the amount of Voltage difference (dUE) is above their control voltage and thus this completely locks. With a first dimensioned to UEA = 9V Controller output voltage can thus supply over the full Nominal operating range of the ballast from 9V to 16V from the first Input voltage (UC) can be obtained very stably with low power loss. If the first input voltage (UC) now drops below 9V (emergency operation, starting process) the first series regulator circuit (T1A, T2A, R1A, R2A) can control the output voltage (UE) no longer maintained. The output voltage (UE) now drops by Amount dUE until the second series regulator circuit (T1B, T2B, R1B, R2B) Stabilization from the second input voltage (URDS) takes over. The Power loss at this operating point is due to the higher second Input voltage (URDS) is higher, but this is not critical, since there is only one Special operating case exists.

Bezugszeichenreference numeral

CC
Pufferkondensatorbuffer capacitor
D1A, D1BD1A, D1B
Doppeldiodedouble diode
dUEdUE
Spannungsdifferenzvoltage difference
UCUC
erste Eingangsspannungfirst input voltage
UEUE
Ausgangsspannungoutput voltage
UEAUEA
erste Reglerausgangsspannungfirst controller output voltage
UEBUEB
zweite Reglerausgangsspannungsecond regulator output voltage
URUR
Referenzspannungreference voltage
URDSURDS
zweite Eingangsspannungsecond input voltage
R3R3
Vorwiderstanddropping resistor
T1AT1A
erster Längsreglertransistorfirst series regulator transistor
T1 BT1 B
zweiter Längsreglertransistorsecond series regulator transistor
T1A, T2A, R1A, R2AT1A, T2A, R1A, R2A
erste Längsreglerschaltungfirst series regulator circuit
T1B, T2B, R1B, R2BT1B, T2B, R1B, R2B
zweite Längsreglerschaltungsecond series regulator circuit
ZDZD
Z-DiodeZener diode

Claims (5)

Schaltungsanordnung für ein Steuergerät in einem Kraftfahrzeug zur Erzeugung einer stabilisierten Ausgangsspannung (UE) aus zwei Eingangsspannungen (UC, URDS), wobei der Toleranzbereich der ersten Eingangsspannung (UC) den Wert der Ausgangsspannung (UE) unterschreiten kann und der Wert der zweiten Eingangsspannung (URDS) mindestens dem Wert der Ausgangsspannung (UE) entspricht,
welche zwei symmetrisch aufgebaute Längsreglerschaltungen (T1A, T2A, R1A, R2A; T1B, T2B, R1B, R2B) beinhaltet, die mit einer gemeinsamen Referenzspannung (UR) versorgt werden und die ihre Reglerausgangsspannungen (UEA, UEB) einem gemeinsamen Pufferkondensator (C) zuführen, an dem die Ausgangsspannung (UE) abgreifbar ist,
und wobei die erste Reglerausgangsspannung (UEA) höher ist als die zweite Reglerausgangsspannung (UEB).Circuit arrangement for a control device in a motor vehicle for generating a stabilized output voltage (UE) from two input voltages (UC, URDS), whereby the tolerance range of the first input voltage (UC) can be less than the value of the output voltage (UE) and the value of the second input voltage (URDS ) corresponds at least to the value of the output voltage (UE),
which contains two symmetrically constructed series regulator circuits (T1A, T2A, R1A, R2A; T1B, T2B, R1B, R2B), which are supplied with a common reference voltage (UR) and which feed their regulator output voltages (UEA, UEB) to a common buffer capacitor (C) , at which the output voltage (UE) can be tapped,
and wherein the first regulator output voltage (UEA) is higher than the second regulator output voltage (UEB). Schaltungsanordnung nach Anspruch 1, dadurch gekennzeichnet, daß die beiden in den Längsreglerschaltungen (T1A, T2A, R1A, R2A; T1B, T2B, R1B, R2B) enthaltenden Längsreglertransistoren (T1A, T1B) durch einen Doppeltransistor ausgebildet sind.Circuit arrangement according to Claim 1, characterized in that the two series regulator transistors (T1A, T1B) containing the series regulator circuits (T1A, T2A, R1A, R2A; T1B, T2B, R1B, R2B) are formed by a double transistor. Schaltungsanordnung nach Anspruch 1, dadurch gekennzeichnet, daß die erste Eingangsspannung (UC) die Bordnetzspannung des Kraftfahrzeugs ist.Circuit arrangement according to Claim 1, characterized in that the first input voltage (UC) is the vehicle electrical system voltage. Schaltungsanordnung nach Anspruch 1, dadurch gekennzeichnet, daß die zweite Eingangsspannung (URDS) eine durch das Steuergerät aus der Bordnetzspannung des Kraftfahrzeugs generierte Spannung ist, deren Wert höher ist als der Wert der Bordnetzspannung.Circuit arrangement according to claim 1, characterized in that the second input voltage (URDS) is a voltage generated by the control unit from the vehicle electrical system voltage, the value of which is higher than the value of the vehicle electrical system voltage. Schaltungsanordnung nach Anspruch 1, dadurch gekennzeichnet, daß das Steuergerät ein Vorschaltgerät für einen Hochdruckgasentladungslampe ist.Circuit arrangement according to claim 1, characterized in that the control device is a ballast for a high-pressure gas discharge lamp.
EP02002849A 2001-02-20 2002-02-08 Circuit for a control device for a motor vehicle Expired - Lifetime EP1234726B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10107808A DE10107808A1 (en) 2001-02-20 2001-02-20 Circuit arrangement for a control device in a motor vehicle
DE10107808 2001-02-20

Publications (2)

Publication Number Publication Date
EP1234726A1 true EP1234726A1 (en) 2002-08-28
EP1234726B1 EP1234726B1 (en) 2003-10-15

Family

ID=7674630

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02002849A Expired - Lifetime EP1234726B1 (en) 2001-02-20 2002-02-08 Circuit for a control device for a motor vehicle

Country Status (4)

Country Link
EP (1) EP1234726B1 (en)
AT (1) ATE252006T1 (en)
DE (2) DE10107808A1 (en)
ES (1) ES2207624T3 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3740733A1 (en) * 1987-12-01 1989-06-15 Siemens Ag Circuit arrangement for limiting an operating voltage for electrical consumers, particularly in motor vehicles
DE19711364A1 (en) * 1997-03-19 1998-09-24 Bosch Gmbh Robert Voltage stabiliser for voltage supply device of motor vehicle

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1261596B (en) * 1993-09-30 1996-05-23 Marelli Autronica CONTROL CIRCUIT FOR A GAS DISCHARGE LAMP, PARTICULARLY FOR VEHICLES.
DE19636838C1 (en) * 1996-09-11 1998-01-15 Telefunken Microelectron Reference voltage change-over circuit for vehicle analog-digital converter for measurement of vehicle inclination

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3740733A1 (en) * 1987-12-01 1989-06-15 Siemens Ag Circuit arrangement for limiting an operating voltage for electrical consumers, particularly in motor vehicles
DE19711364A1 (en) * 1997-03-19 1998-09-24 Bosch Gmbh Robert Voltage stabiliser for voltage supply device of motor vehicle

Also Published As

Publication number Publication date
EP1234726B1 (en) 2003-10-15
DE10107808A1 (en) 2002-09-05
ATE252006T1 (en) 2003-11-15
ES2207624T3 (en) 2004-06-01
DE50200071D1 (en) 2003-11-20

Similar Documents

Publication Publication Date Title
DE102007014399B4 (en) Control loop with two operating modes for pulsed current transformers
EP0952661B1 (en) Circuit for a charge pump and voltage regulator with such a circuit
DE102015104973B3 (en) Arrangement and method for driving a plurality of light-emitting diodes arranged in a series circuit
DE102006017048B4 (en) Method and apparatus for providing a regulated voltage at a voltage output
DE69824751T2 (en) REGULATOR
EP0562359A1 (en) Laserdiode control circuit
EP1234726B1 (en) Circuit for a control device for a motor vehicle
EP1389359B1 (en) Dc-to-dc converter comprising a switching controller
DE10128587B4 (en) Control circuit with configuration input
DE102018116669B4 (en) Method for operating a low-drop voltage regulator without backup capacitor with a large voltage range
DE112018007763B4 (en) CIRCUIT AND METHOD FOR REDUCING NOISE SIGNAL
EP0497106A2 (en) Circuit arrangement for voltage and current regulation
DE2822897C2 (en)
EP0583502B1 (en) Circuit arrangement for the generation of a constant output voltage
DE10212360B3 (en) Circuit for generating an adjustable output characteristic
DE10202336A1 (en) Transmitter end stage for a two-wire bus generates opposite and equal currents on bus lines as well as collector currents
DE102019115479A1 (en) SUPPLY CIRCUIT AND METHOD FOR SUPPLYING A COMPONENT, IN PARTICULAR AN OPTO-ELECTRONIC COMPONENT
DE102018116667B4 (en) Back-up capacitor-free low-drop voltage regulator with a large voltage range with a DIMOS and an NMOS transistor as load transistor and voltage regulator system
EP0008708B1 (en) Circuitry with dc converters connected in parallel
DE102019116700B4 (en) Back-up capacitor-free low-drop voltage regulator with a large voltage range with a DIMOS transistor and method for its operation
WO2000031603A1 (en) Circuit for producing a stabilised supply voltage for a plurality of users
DE10016168B4 (en) Arrangement for regulating the supply voltage of a load
EP0510221A1 (en) Apparatus for optimizing the operation of MOS driver stages used in synchronous digital circuits
DE10301503A1 (en) Power supply means
EP1439443A1 (en) Circuit for the voltage supply and method for producing a supply voltage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20030118

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

AKX Designation fees paid

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031015

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031015

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031015

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031015

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: GERMAN

REF Corresponds to:

Ref document number: 50200071

Country of ref document: DE

Date of ref document: 20031120

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040115

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040115

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040208

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20040119

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040228

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040228

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2207624

Country of ref document: ES

Kind code of ref document: T3

ET Fr: translation filed
REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

BERE Be: lapsed

Owner name: *HELLA K.G. HUECK & CO.

Effective date: 20040228

26N No opposition filed

Effective date: 20040716

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060228

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20070204

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20070207

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20070213

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20070327

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040315

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20080208

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20080901

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080208

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080901

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20080209

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080208

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080209

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20120221

Year of fee payment: 11

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140208

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20170112

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 50200071

Country of ref document: DE

Owner name: HELLA GMBH & CO. KGAA, DE

Free format text: FORMER OWNER: HELLA KGAA HUECK & CO., 59557 LIPPSTADT, DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20181031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180228

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20190129

Year of fee payment: 18

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 50200071

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200901