EP1193656A2 - Switching circuit for generating a switch-on signal for battery-powered coin testers - Google Patents
Switching circuit for generating a switch-on signal for battery-powered coin testers Download PDFInfo
- Publication number
- EP1193656A2 EP1193656A2 EP01250342A EP01250342A EP1193656A2 EP 1193656 A2 EP1193656 A2 EP 1193656A2 EP 01250342 A EP01250342 A EP 01250342A EP 01250342 A EP01250342 A EP 01250342A EP 1193656 A2 EP1193656 A2 EP 1193656A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- oscillator
- coin
- switching element
- circuit arrangement
- arrangement according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07D—HANDLING OF COINS OR VALUABLE PAPERS, e.g. TESTING, SORTING BY DENOMINATIONS, COUNTING, DISPENSING, CHANGING OR DEPOSITING
- G07D5/00—Testing specially adapted to determine the identity or genuineness of coins, e.g. for segregating coins which are unacceptable or alien to a currency
- G07D5/08—Testing the magnetic or electric properties
Definitions
- the invention relates to a circuit arrangement for Generation of a switch-on signal for battery-operated Coin validator according to the preamble of the main claim.
- An electrical switch-on sensor is known from EP 0 607 624 B1 known for battery operated coin validators, who uses an oscillator. About a first transistor connected to the oscillator in Emitter sequencing becomes first over first Resistor discharge capacitor periodically like this charged that the first transistor when reducing the oscillator voltage becomes dead. About the first Transistor becomes a second battery voltage Transistor driven, the switch-on signal generated. The oscillator voltage breaks down when a coin is inserted into the coin validator while damping the coil of the oscillator.
- the invention has for its object a circuit arrangement to generate a switch-on signal according to the preamble of the main claim create that always ensures a stable working point and with all component tolerances be balanced.
- the special training of the Colpitts transistor ensures low power consumption and the provision of the constant current source gives a stable working point over the whole Temperature range compensation of component tolerances and a compensation for unwanted interference through metal objects in the coin validator. Farther becomes a more stable through the constant current source Switching point for the output transistor supplied, whereby the effect of fluctuations in switching thresholds of the integrated circuits used, the between 30% and 50%, are suppressed.
- the circuit arrangement shown in the figure serves to switch on a battery-operated electronic Coin validator, whereby one of the Circuit arrangement generated electronic switch-on signal Circuits of the coin validator, such as electronic Test facilities are supplied with voltage.
- One essential requirement for the presented Circuit arrangement is that they are at rest Condition and also in the operating state a slight Has electricity requirements.
- the circuit arrangement essentially consists of a Colpitts oscillator 1, a first circuit 2 for setting the operating point of the oscillator 1 in the idle state of the coin validator, a second one Circuit 3 for driving a first electronic Switching element Q4, the output of the circuit arrangement represents and when inserting a coin a switch-on signal for the electronic circuits of the Coin validator.
- the Colpitts oscillator 1 consists in a known manner of a capacitive voltage divider C3, C4, which determines the fraction of the coupled voltage.
- the series connection of the capacitors C3, C4 acts as a resonant circuit capacitance.
- the coil L1 of the Colpitts oscillator is connected to the connections of the capacitors C3, C4 and its inductance, together with the capacitors C3, C4, determines the resonance frequency.
- the Colpitts oscillator has two MOS field-effect transistors Q3, Q5, the drain electrodes of which are connected to one another and form the output of the oscillator 1, the gate electrodes of which are connected to the live connection of the capacitor C3 and the source electrodes of which are on the one hand a resistor R2 to the battery voltage U Batt and on the other hand via a resistor R6 to ground or GND.
- a capacitor C2 is connected in parallel with the resistor R6, which ensures that the negative feedback for the AC voltage (R6) goes to zero.
- the substrate of the field effect transistor Q3 is connected to the battery voltage, while the substrate of the field effect transistor Q5 is connected to ground.
- the resistors R2 and R6 preferably have the same resistance value and the FETS Q3, Q4 are also identical.
- the Colpitts oscillator is designed so that the current consumption does not exceed 10 ⁇ A.
- Current consumption is essentially determined by the quiescent current flowing through transistors Q3 and Q5.
- the two resistors R2 and R6 and the switching thresholds of the transistors Q3 and Q5 are decisive for the quiescent current.
- the circuit for setting the operating point of the Oscillator 1 in the idle state of the coin validator has a transistor Q1, the pnp transistor is trained on.
- the emitter of transistor Q1 is connected to battery voltage during the Collector connected to the source of the FET Q3 is.
- the base of transistor Q1 as a control electrode is present on the one hand via a capacitor C1 the battery voltage and on the other hand is about one Resistor R3, which is used to set the base current serves, connected to a resistor R1, the Resistor R1 with its other terminal as well is due to battery voltage.
- the resistance value of R1 is much larger than that of R3.
- the second circuit 3 for driving the electronic Switching element Q4 has a diode D1, preferably a Schottky diode, the anode of which the output of the oscillator 1 and its cathode is connected to the gate terminal of a MOS-FET Q2.
- a resistor R4 is connected in parallel with the diode D1.
- the Source of FET Q2 is at the connection point between resistor R3 and resistor R1 of the first circuit 2 connected and the drain electrode is connected to a resistor R5 as well to the gate terminal of the MOS-FET electronic switching element Q4 connected.
- the other terminal of resistor R5 lies on ground.
- the MOS-FET Q2 substrate is on the battery voltage connected.
- the source electrode of the FET Q4 forms the output for the switch-on signal and the drain electrode and the substrate lie on ground.
- the functioning of the circuit arrangement shown in the figure is as follows. If the circuit arrangement is connected to voltage, ie to battery voltage, the operating point of oscillator 1 is centered on the operating voltage, ie battery voltage, and results from the two identical resistors R2 and R6. At its output, the oscillator supplies an alternating voltage superimposed with the direct voltage U Batt / 2, which is rectified via the diode D1, as a result of which a direct voltage potential of approximately U Batt / 2 plus U ⁇ peak is present at the gate electrode of the subsequent MOS transistor Q2 , Since this DC voltage is significantly below the operating voltage, the MOS transistor Q2 becomes conductive, as a result of which a voltage drop occurs across the resistor R1 and across the resistor R5.
- the capacitor C1 charges and as soon as its voltage is the switching threshold of transistor Q1 the latter becomes the leader.
- This will the operating point of the oscillator 1 is adjusted, i.e. the operating point is shifted towards the battery voltage.
- MOS transistor Q2 partially blocks, i.e. the Drain source resistance changes and thus decreases also the voltage drop across R1 decreases until a Voltage value of approx. 500 mV set on resistor R1 has that of the emitter base voltage of the transistor Q1 corresponds.
- the MOS-FET Q2 is now working as a constant current source, the current over the Resistor R1, MOS-FET Q2 and resistor R5 by R1 or by the emitter base voltage of the Transistor Q1 is determined. There is resistance R5 dimensioned so that the voltage drop on the resistor R5 the switching threshold of the MOS transistor Does not exceed Q4.
- the circuits 2 and 3 work as a controller that ensures that the Current through R1 and R5 remains constant.
- the state set in this way is the idle state of the Circuit arrangement, i.e. the coin validator is on hold and waits for a coin to be inserted.
- the circuit arrangement makes a stable operating point guaranteed in this condition, with all Component tolerances are balanced.
- the circuit parameters of the circuit arrangement are dimensioned so that the voltage change occurs relatively quickly at transistor Q2. This is necessary so that the capacitor C1 the voltage holds for the transistor Q1 and does not discharge.
- the capacitor C1 thus prevents the operating point of the oscillator 1 through the transistor Q1 adjusts, i.e. through the capacitor C1 is a spontaneous readjustment prevented, otherwise none Output signal from transistor Q4 would be generated.
- the oscillator takes again its stable operating point and the MOS transistor Q2 again acts as a constant current source.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
- Testing Of Coins (AREA)
- Dc-Dc Converters (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Electronic Switches (AREA)
- Transmitters (AREA)
- Keying Circuit Devices (AREA)
Abstract
Description
Die Erfindung betrifft eine Schaltungsanordnung zur Erzeugung eines Einschaltsignals für batteriebetriebene Münzprüfer nach dem Oberbegriff des Hauptanspruchs.The invention relates to a circuit arrangement for Generation of a switch-on signal for battery-operated Coin validator according to the preamble of the main claim.
Aus der EP 0 607 624 B1 ist ein elektrischer Einschaltsensor für batteriebetriebene Münzprüfer bekannt, der einen Oszillator verwendet. Über einen ersten, an den Oszillator angeschlossenen Transistor in Emitterfolgeschaltung wird ein erster über einen ersten Widerstand entladbarer Kondensator periodisch so aufgeladen, daß der erste Transistor bei Verringerung der Oszillatorspannung stromlos wird. Über den ersten Transistor wird ein zweiter an Batteriespannung liegender Transistor angesteuert, der ein Einschaltsignal erzeugt. Die Oszillatorspannung bricht zusammen, wenn eine Münze in den Münzprüfer eingeworfen wird und dabei die Spule des Oszillator gedämpft wird.An electrical switch-on sensor is known from EP 0 607 624 B1 known for battery operated coin validators, who uses an oscillator. About a first transistor connected to the oscillator in Emitter sequencing becomes first over first Resistor discharge capacitor periodically like this charged that the first transistor when reducing the oscillator voltage becomes dead. About the first Transistor becomes a second battery voltage Transistor driven, the switch-on signal generated. The oscillator voltage breaks down when a coin is inserted into the coin validator while damping the coil of the oscillator.
Der Erfindung liegt die Aufgabe zugrunde, eine Schaltungsanordnung zur Erzeugung eines Einschaltsignals entsprechend dem Oberbegriff des Hauptanspruchs zu schaffen, die immer einen stabilen Arbeitspunkt gewährleistet und bei der alle Bauelementetoleranzen ausgeglichen werden.The invention has for its object a circuit arrangement to generate a switch-on signal according to the preamble of the main claim create that always ensures a stable working point and with all component tolerances be balanced.
Diese Aufgabe wird erfindungsgemäß durch die kennzeichnenden Merkmale des Hauptanspruchs gelöst.This object is achieved by the characterizing Features of the main claim solved.
Einerseits wird durch die besondere Ausbildung des Colpitts-Transistors ein niedriger Stromverbrauch gewährleistet und das Vorsehen der Konstantstromquelle ergibt einen stabilen Arbeitspunkt über den gesamten Temperaturbereich einen Ausgleich der Bauteiletoleranzen und einen Ausgleich von ungewollter Beeinflussung durch Metallgegenstände im Münzprüfer. Weiterhin wird durch die Konstantstromquelle ein stabiler Schaltpunkt für den Ausgangstransistor geliefert, wodurch die Wirkung von Schwankungen der Schaltschwellen der verwendeten integrierten Schaltkreise, die zwischen 30% und 50% liegen, unterdrückt werden.On the one hand, the special training of the Colpitts transistor ensures low power consumption and the provision of the constant current source gives a stable working point over the whole Temperature range compensation of component tolerances and a compensation for unwanted interference through metal objects in the coin validator. Farther becomes a more stable through the constant current source Switching point for the output transistor supplied, whereby the effect of fluctuations in switching thresholds of the integrated circuits used, the between 30% and 50%, are suppressed.
Durch die in den Unteransprüchen angegebenen Maßnahmen sind vorteilhafte Weiterbildungen und Verbesserungen möglich.By the measures specified in the subclaims are advantageous further developments and improvements possible.
Ein Ausführungsbeispiel der Erfindung ist in der Zeichnung dargestellt und wird in der nachfolgenden Beschreibung näher erläutert.An embodiment of the invention is in the Drawing shown and is in the following Description explained in more detail.
Die einzige Figur zeigt eine schaltungsgemäße Ausgestaltung der erfindungsgemäßen Schaltungsanordnung. The only figure shows an embodiment in accordance with the circuit the circuit arrangement according to the invention.
Die in der Figur dargestellte Schaltungsanordnung dient zum Einschalten eines batteriebetriebenen elektronischen Münzprüfers, wobei mittels eines von der Schaltungsanordnung erzeugten Einschaltsignals elektronische Schaltkreise des Münzprüfers, wie elektronische Prüfeinrichtungen mit Spannung versorgt werden. Eine wesentliche Anforderung an die dargestellte Schaltungsanordnung besteht darin, daß sie im ruhenden Zustand und auch im Betriebszustand einen geringen Strombedarf aufweist.The circuit arrangement shown in the figure serves to switch on a battery-operated electronic Coin validator, whereby one of the Circuit arrangement generated electronic switch-on signal Circuits of the coin validator, such as electronic Test facilities are supplied with voltage. An essential requirement for the presented Circuit arrangement is that they are at rest Condition and also in the operating state a slight Has electricity requirements.
Die Schaltungsanordnung besteht im Wesentlichen aus
einem Colpitts-Oszillator 1, einem ersten Schaltkreis
2 zum Einstellen des Arbeitspunktes des Oszillators 1
im ruhenden Zustand des Münzprüfers, einem zweiten
Schaltkreis 3 zum Ansteuern eines ersten elektronischen
Schaltelementes Q4, das den Ausgang der Schaltungsanordnung
darstellt und bei Einwurf einer Münze
ein Einschaltsignal für die elektronischen Kreise des
Münzprüfers abgibt.The circuit arrangement essentially consists of
a
Der Colpitts-Oszillator 1 besteht in bekannter Weise
aus einem kapazitiven Spannungsteiler C3, C4, der den
Bruchteil der mitgekoppelten Spannung bestimmt. Dabei
wirkt die Reihenschaltung der Kondensatoren C3, C4
als Schwingkreiskapazität. Die Spule L1 des Colpitts-Oszillators
ist mit den Anschlüssen der Kondensatoren
C3, C4 verbunden und ihre Induktivität bestimmt zusammen
mit den Kondensatoren C3, C4 die Resonanzfrequenz.
Weiterhin weist der Colpitts-Oszillator zwei
MOS-Feldeffekttransistoren Q3, Q5 auf, deren Drain-Elektroden
miteinander verbunden sind und den Ausgang
des Oszillators 1 bilden, deren Gate-Elektroden gemeinsam
an dem spannungsführenden Anschluß des Kondensators
C3 liegen und deren Source-Elektroden einerseits
über einen Widerstand R2 an die Batteriespannung
UBatt und andererseits über einen Widerstand
R6 an Masse oder GND, angeschlossen sind. Parallel
zum Widerstand R6 ist ein Kondensator C2 geschaltet,
der dafür sorgt, daß die Gegenkopplung für die Wechselspannung
(R6) gegen Null geht. Das Substrat des
Feldeffekttransistors Q3 liegt an Batteriespannung,
während das Substrat des Feldeffekttransistors Q5 auf
Masse liegt. Die Widerstände R2 und R6 haben vorzugsweise
den gleichen Widerstandswert und auch die FETS
Q3, Q4 sind identisch.The
Der Colpitts-Oszillator ist so ausgelegt, daß die
Stromaufnahme 10 µA nicht überschreitet. Der Stromverbrauch
wird im wesentlichen durch den Ruhestrom,
der durch die Transistoren Q3 und Q5 fließt, bestimmt.
Bestimmend für den Ruhestrom sind die beiden
Widerstände R2 und R6 sowie die Schaltschwellen der
Transistoren Q3 und Q5. Es ergibt sich z.B. folgende
Rechnung:
Der Schaltkreis zum Einstellen des Arbeitspunktes des
Oszillators 1 im ruhenden Zustand des Münzprüfers
weist einen Transistor Q1, der als pnp-Transistor
ausgebildet ist, auf. Der Emitter des Transistors Q1
ist an Batteriespannung angeschlossen, während der
Kollektor mit dem Sourceanschluß des FETs Q3 verbunden
ist. Die Basis des Transistors Q1 als Steuerelektrode
liegt einerseits über einen Kondensator C1 an
der Batteriespannung und ist andererseits über einen
Widerstand R3, der zur Einstellung des Basisstroms
dient, mit einem Widerstand R1 verbunden, wobei der
Widerstand R1 mit seinem anderen Anschluß gleichfalls
an Batteriespannung liegt. Dabei ist der Widerstandswert
von R1 sehr viel größer als der von R3. The circuit for setting the operating point of the
Der zweite Schaltkreis 3 zum Ansteuern des elektronischen
Schaltelementes Q4 weist eine Diode D1, vorzugsweise
eine Schottky-Diode auf, deren Anode mit
dem Ausgang des Oszillators 1 und deren Kathode mit
dem Gate-Anschluß eines MOS-FETs Q2 verbunden ist.
Parallel zur Diode D1 liegt ein Widerstand R4. Die
Source-Elektrode des FETs Q2 ist mit dem Verbindungspunkt
zwischen Widerstand R3 und Widerstand R1 des
ersten Schaltkreises 2 verbunden und die Drain-Elektrode
ist sowohl an einen Widerstand R5 als auch
an den Gate-Anschluß des gleichfalls als MOS-FET ausgebildeten
elektronischen Schaltelementes Q4 angeschlossen.
Der andere Anschluß des Widerstandes R5
liegt auf Masse. Das Substrat des MOS-FETs Q2 ist an
die Batteriespannung angeschlossen. Die Source-Elektrode
des FETs Q4 bildet den Ausgang für das Einschaltsignal
und die Drain-Elektrode sowie das Substrat
liegen auf Masse.The
Die Funktionsweise der in der Figur dargestellten
Schaltungsanordnung ist wie folgt. Wenn die Schaltungsanordnung
an Spannung, d.h. an Batteriespannung
gelegt wird, liegt der Arbeitspunkt des Oszillators 1
mittig zur Betriebsspannung, d.h. Batteriespannung
und ergibt sich aus den beiden gleichen Widerständen
R2 und R6. Der Oszillator liefert an seinem Ausgang
eine mit der Gleichspannung UBatt/2 überlagerte Wechselspannung,
die über die Diode D1 gleichgerichtet
wird, wodurch an der Gate-Elektrode des nachfolgenden
MOS-Transistors Q2 ein Gleichspannungspotential von
etwa UBatt/2 plus U~Spitze liegt. Da diese Gleichspannung
deutlich unter der Betriebsspannung liegt, wird
der MOS-Transistor Q2 leitend, wodurch ein Spannungsabfall
über den Widerstand R1 und über den Widerstand
R5 auftritt. The functioning of the circuit arrangement shown in the figure is as follows. If the circuit arrangement is connected to voltage, ie to battery voltage, the operating point of
Dadurch lädt sich der Kondensator C1 auf und sobald
seine Spannung die Schaltschwelle des Transistors Q1
erreicht hat, wird letzterer leitend. Dadurch wird
der Arbeitspunkt des Oszillators 1 verstellt, d.h.
der Arbeitspunkt wird zur Batteriespannung hin verschoben.
Dadurch verschiebt sich auch die Ausgangsspannung
des Oszillators 1, d.h. die Amplitude bleibt
gleich, aber die Mittenspannung wird verschoben, wodurch
das Gleichspannungspotential am Gate des MOS-Transistors
Q2 ansteigt. Mit steigender Gate-Spannung
sperrt der MOS-Transistor Q2 teilweise, d.h. der
Drain Source Widerstand ändert sich und damit nimmt
auch der Spannungsabfall über R1 ab, bis sich ein
Spannungswert von ca. 500 mV am Widerstand R1 eingestellt
hat, der der Emitter-Basisspannung des Transistors
Q1 entspricht. Der MOS-FET Q2 arbeitet jetzt
als Konstant-Stromquelle, wobei der Strom über den
Widerstand R1, den MOS-FET Q2 und den Widerstand R5
durch R1 bzw. durch die Emitter-Basisspannung des
Transistors Q1 bestimmt wird. Dabei ist der Widerstand
R5 so dimensioniert, daß der Spannungsabfall an
den Widerstand R5 die Schaltschwelle des MOS-Transistors
Q4 nicht überschreitet. Die Schaltungen 2
und 3 arbeiten als Regler, der dafür sorgt, daß der
Strom durch R1 und R5 konstant bleibt.As a result, the capacitor C1 charges and as soon as
its voltage is the switching threshold of transistor Q1
the latter becomes the leader. This will
the operating point of the
Der so eingestellte Zustand ist der Ruhezustand der Schaltungsanordnung, d.h. der Münzprüfer ist im Wartezustand und wartet auf den Einwurf einer Münze. Durch die Schaltungsanordnung wird ein stabiler Arbeitspunkt in diesem Zustand gewährleistet, wobei alle Bauelementetoleranzen ausgeglichen sind.The state set in this way is the idle state of the Circuit arrangement, i.e. the coin validator is on hold and waits for a coin to be inserted. The circuit arrangement makes a stable operating point guaranteed in this condition, with all Component tolerances are balanced.
Wird nun ein Metallgegenstand in die Nähe der Spule
L1 des Oszillators 1 gebracht, d.h. wird eine Münze
eingeworfen, so wird die Schwingung des Oszillators 1
gedämpft, wodurch die Amplitude der Wechselspannung
kleiner wird. Dadurch sperrt die Diode T1 und leitet
nicht mehr, wodurch die Kapazität der Gate-Elektrode
des MOS-FETs Q2 sich über den Widerstand R4 entlädt.
Die kleiner werdende Gatespannung erzeugt einen höheren
Strom durch den Transistor Q2 und somit einen höheren
Spannungsabfall am Widerstand R5. Dadurch wird
die Schaltschwelle des Transistors Q4 überschritten,
wodurch der Transistor Q4 nach GND oder Masse schaltet
und ein Ausgangssignal, d.h. ein Einschaltsignal
für die elektronischen Schaltkreise des Münzprüfers
erzeugt. Die Schaltungsparameter der Schaltungsanordnung
sind dabei so bemessen, daß die Spannungsänderung
am Transistor Q2 relativ schnell auftritt. Dies
ist notwendig, damit der Kondensator C1 die Spannung
für den Transistor Q1 hält und sich nicht entlädt.
Der Kondensator C1 verhindert somit, daß sich der Arbeitspunkt
des Oszillators 1 über den Transistor Q1
nachstellt, d.h. durch den Kondensator C1 wird eine
spontane Nachregelung verhindert, da ansonsten kein
Ausgangssignal vom Transistor Q4 erzeugt würde.Now a metal object is near the coil
L1 of
Nach dem Einwurf der Münze nimmt der Oszillator wiederum seinen stabilen Arbeitspunkt ein und der MOS-Transistor Q2 wirkt wieder als Konstant-Stromquelle.After inserting the coin, the oscillator takes again its stable operating point and the MOS transistor Q2 again acts as a constant current source.
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10049758 | 2000-09-29 | ||
DE10049758A DE10049758B4 (en) | 2000-09-29 | 2000-09-29 | Circuit arrangement for generating a switch-on signal for battery-operated coin validators |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1193656A2 true EP1193656A2 (en) | 2002-04-03 |
EP1193656A3 EP1193656A3 (en) | 2005-02-02 |
EP1193656B1 EP1193656B1 (en) | 2007-12-12 |
Family
ID=7659030
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01250342A Expired - Lifetime EP1193656B1 (en) | 2000-09-29 | 2001-09-27 | Switching circuit for generating a switch-on signal for battery-powered coin testers |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1193656B1 (en) |
AT (1) | ATE381147T1 (en) |
DE (2) | DE10049758B4 (en) |
ES (1) | ES2296704T3 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8532710B2 (en) | 2006-09-01 | 2013-09-10 | Blackberry Limited | Integrated dialing |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0607624B1 (en) | 1993-01-21 | 1996-02-07 | National Rejectors Inc. GmbH | Electrical switch-on sensor for battery powered coin tester |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3581105A (en) * | 1968-09-23 | 1971-05-25 | Bell & Howell Co | Switching apparatus |
US4105105A (en) * | 1975-10-17 | 1978-08-08 | Libandor Trading Corporation Inc. | Method for checking coins and coin checking apparatus for the performance of the aforesaid method |
GB2011086A (en) * | 1977-10-13 | 1979-07-04 | Skf Uk Ltd | Improvements in or relating to inductive proximity detectors |
CH676147A5 (en) * | 1988-06-17 | 1990-12-14 | Vibro Meter Ag | |
ATE135860T1 (en) * | 1989-05-19 | 1996-04-15 | Festo Kg | TEMPERATURE STABLE INDUCTIVE PROXIMITY SWITCH |
CH690950A5 (en) * | 1996-06-13 | 2001-02-28 | Optosys Ag | Temperature-stabilized oscillator, and using the same in a proximity switch. |
-
2000
- 2000-09-29 DE DE10049758A patent/DE10049758B4/en not_active Expired - Fee Related
-
2001
- 2001-09-27 DE DE50113361T patent/DE50113361D1/en not_active Expired - Lifetime
- 2001-09-27 ES ES01250342T patent/ES2296704T3/en not_active Expired - Lifetime
- 2001-09-27 AT AT01250342T patent/ATE381147T1/en not_active IP Right Cessation
- 2001-09-27 EP EP01250342A patent/EP1193656B1/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0607624B1 (en) | 1993-01-21 | 1996-02-07 | National Rejectors Inc. GmbH | Electrical switch-on sensor for battery powered coin tester |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8532710B2 (en) | 2006-09-01 | 2013-09-10 | Blackberry Limited | Integrated dialing |
Also Published As
Publication number | Publication date |
---|---|
DE10049758B4 (en) | 2004-07-22 |
DE10049758A1 (en) | 2002-04-18 |
EP1193656B1 (en) | 2007-12-12 |
EP1193656A3 (en) | 2005-02-02 |
ATE381147T1 (en) | 2007-12-15 |
ES2296704T3 (en) | 2008-05-01 |
DE50113361D1 (en) | 2008-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602005005822T2 (en) | Circuit and adaptive method for driving a half-bridge circuit | |
DE19750168B4 (en) | Three power supplies for driver circuits of power semiconductor switches | |
EP0498917B1 (en) | Clock-controlled converter with current limiting | |
DE19983230B4 (en) | Dynamic setpoint switching | |
DE69122541T2 (en) | Static switch for medium voltage | |
DE102004031369A1 (en) | Gate driver circuit | |
DE102004018823B3 (en) | Power transistor circuit device with control circuit for power transistor provided with current source device providing current dependent on variation in potential supplied to power transistor | |
WO1995002918A1 (en) | Synchronous rectifier resistant to feedback | |
DE102007020999A1 (en) | Charge pump for generating an input voltage for an operational amplifier | |
EP0639308B1 (en) | Drive circuitry for a mos field effect transistor | |
DE3024936A1 (en) | AC VOLTAGE AMPLIFIER IN THE FORM OF AN INTEGRATED CIRCUIT | |
CH623420A5 (en) | ||
DE102009036623B4 (en) | Trigger circuit and rectifier, in particular for a piezoelectric microgenerator exhibiting, energy self-sufficient microsystem | |
DE69728134T2 (en) | Control circuit for the current switching edges of a power transistor | |
DE10240167B4 (en) | Circuit arrangement with a power transistor and a drive circuit for the power transistor | |
DE3136300C2 (en) | ||
DE10049758B4 (en) | Circuit arrangement for generating a switch-on signal for battery-operated coin validators | |
DE19918041B4 (en) | Switched-mode power supply and method for controlling a switch in a switched-mode power supply | |
EP0862271A2 (en) | Comparator circuit | |
EP0992114B1 (en) | Control circuit for a controllable semiconductor component | |
EP0607624B1 (en) | Electrical switch-on sensor for battery powered coin tester | |
DE10048592B4 (en) | polarity reversal protection circuit | |
DE19848829C2 (en) | Circuit arrangement for setting the switch-off edge of a load current | |
DE4225409C1 (en) | Circuit arrangement for reducing overvoltages on transistors | |
DE4007953A1 (en) | DC=DC converter using switched capacitors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: WALTER HANKEMECHANISCHE WERKSTAETTEN GMBH & CO. |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK RO SI |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: 7H 03K 17/95 A Ipc: 7G 07D 5/00 B |
|
17P | Request for examination filed |
Effective date: 20050706 |
|
AKX | Designation fees paid |
Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20071212 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REF | Corresponds to: |
Ref document number: 50113361 Country of ref document: DE Date of ref document: 20080124 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080312 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2296704 Country of ref document: ES Kind code of ref document: T3 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
EN | Fr: translation not filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080512 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080926 Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 |
|
26N | No opposition filed |
Effective date: 20080915 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080313 |
|
BERE | Be: lapsed |
Owner name: WALTER HANKE MECHANISCHE WERKSTATTEN G.M.B.H. & C Effective date: 20080930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080930 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080930 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080930 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080930 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080927 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080927 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071212 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20190905 Year of fee payment: 19 Ref country code: IT Payment date: 20190925 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20190920 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20191022 Year of fee payment: 19 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 50113361 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20200927 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210401 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200927 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20220118 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200927 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200928 |