EP1176718A3 - Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation - Google Patents

Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation Download PDF

Info

Publication number
EP1176718A3
EP1176718A3 EP01117324A EP01117324A EP1176718A3 EP 1176718 A3 EP1176718 A3 EP 1176718A3 EP 01117324 A EP01117324 A EP 01117324A EP 01117324 A EP01117324 A EP 01117324A EP 1176718 A3 EP1176718 A3 EP 1176718A3
Authority
EP
European Patent Office
Prior art keywords
coefficient
mean
multiplication
adaptation
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP01117324A
Other languages
German (de)
French (fr)
Other versions
EP1176718B1 (en
EP1176718A2 (en
Inventor
Dake Liu
Stig Stuns
Harald Bergh
Nick Skelton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Publication of EP1176718A2 publication Critical patent/EP1176718A2/en
Publication of EP1176718A3 publication Critical patent/EP1176718A3/en
Application granted granted Critical
Publication of EP1176718B1 publication Critical patent/EP1176718B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters
    • H03H21/0043—Adaptive algorithms

Landscapes

  • Complex Calculations (AREA)
  • Filters That Use Time-Delay Elements (AREA)

Abstract

A system and method for accelerating least-mean-square algorithm-based coefficient adaptation which executes in one machine clock cycle one tap of the least-mean-square algorithm including data fetch, coefficient fetch, coefficient adaptation, convolution, and write-back of a new coefficient vector. A data memory stores an input signal. A coefficient memory stores a coefficient vector. A multiplication and accumulation unit reads the input signal from the data memory and the coefficient vector from the coefficient memory to perform convolution. A coefficient adaptation unit separate from the multiplication and accumulation unit reads the input signal from the data memory and reads the coefficient vector from the coefficient memory to perform coefficient adaptation at the same time that the multiplication and accumulation unit performs the reading to produce an adapted coefficient vector which is written back into the coefficient memory for use by the multiplication and accumulation unit during a next iteration of convolution to produce an output signal, wherein each tap is executed in one machine clock cycle.
EP01117324A 2000-07-24 2001-07-18 Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation Expired - Lifetime EP1176718B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US624430 2000-07-24
US09/624,430 US6714956B1 (en) 2000-07-24 2000-07-24 Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation

Publications (3)

Publication Number Publication Date
EP1176718A2 EP1176718A2 (en) 2002-01-30
EP1176718A3 true EP1176718A3 (en) 2005-04-06
EP1176718B1 EP1176718B1 (en) 2007-08-29

Family

ID=24501989

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01117324A Expired - Lifetime EP1176718B1 (en) 2000-07-24 2001-07-18 Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation

Country Status (4)

Country Link
US (1) US6714956B1 (en)
EP (1) EP1176718B1 (en)
JP (1) JP2002152014A (en)
DE (1) DE60130175T2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7917468B2 (en) * 2005-08-01 2011-03-29 Seven Networks, Inc. Linking of personal information management data
US20060277041A1 (en) * 2005-06-06 2006-12-07 Stig Stuns Sparse convolution of multiple vectors in a digital signal processor
EP1841065A1 (en) * 2006-03-29 2007-10-03 Mitel Networks Corporation Modified least-mean-squares method with reduced computational complexity
FR2951835B1 (en) * 2009-10-26 2013-10-18 Bruker Biospin DEVICE FOR CORRECTING SET SIGNALS AND GRADIENT GENERATION SYSTEM COMPRISING SUCH A DEVICE
US9966932B2 (en) * 2013-04-19 2018-05-08 Beijing Smartlogic Technology Ltd. Parallel filtering method and corresponding apparatus
US9846228B2 (en) 2016-04-07 2017-12-19 Uhnder, Inc. Software defined automotive radar systems
US10261179B2 (en) 2016-04-07 2019-04-16 Uhnder, Inc. Software defined automotive radar
WO2017175190A1 (en) 2016-04-07 2017-10-12 Uhnder, Inc. Adaptive transmission and interference cancellation for mimo radar
WO2017187242A1 (en) 2016-04-25 2017-11-02 Uhnder, Inc. On-demand multi-scan micro doppler for vehicle
WO2017187299A2 (en) 2016-04-25 2017-11-02 Uhnder, Inc. Successive signal interference mitigation
US9791551B1 (en) 2016-04-25 2017-10-17 Uhnder, Inc. Vehicular radar system with self-interference cancellation
EP3449275A4 (en) 2016-04-25 2020-01-01 Uhnder, Inc. Pmcw pmcw interference mitigation
US9791564B1 (en) * 2016-04-25 2017-10-17 Uhnder, Inc. Adaptive filtering for FMCW interference mitigation in PMCW radar systems
US10573959B2 (en) 2016-04-25 2020-02-25 Uhnder, Inc. Vehicle radar system using shaped antenna patterns
WO2017187304A2 (en) 2016-04-25 2017-11-02 Uhnder, Inc. Digital frequency modulated continuous wave radar using handcrafted constant envelope modulation
WO2017187243A1 (en) 2016-04-25 2017-11-02 Uhnder, Inc. Vehicular radar sensing system utilizing high rate true random number generator
US9954955B2 (en) 2016-04-25 2018-04-24 Uhnder, Inc. Vehicle radar system with a shared radar and communication system
US9753121B1 (en) 2016-06-20 2017-09-05 Uhnder, Inc. Power control for improved near-far performance of radar systems
US9869762B1 (en) 2016-09-16 2018-01-16 Uhnder, Inc. Virtual radar configuration for 2D array
US10908272B2 (en) 2017-02-10 2021-02-02 Uhnder, Inc. Reduced complexity FFT-based correlation for automotive radar
WO2018146632A1 (en) 2017-02-10 2018-08-16 Uhnder, Inc. Radar data buffering
US11454697B2 (en) 2017-02-10 2022-09-27 Uhnder, Inc. Increasing performance of a receive pipeline of a radar with memory optimization
US11105890B2 (en) 2017-12-14 2021-08-31 Uhnder, Inc. Frequency modulated signal cancellation in variable power mode for radar applications
US11114136B2 (en) * 2018-08-21 2021-09-07 Marcon International Inc Circuit, system, and method for reading memory-based digital identification devices in parallel
US11474225B2 (en) 2018-11-09 2022-10-18 Uhnder, Inc. Pulse digital mimo radar system
WO2020183392A1 (en) 2019-03-12 2020-09-17 Uhnder, Inc. Method and apparatus for mitigation of low frequency noise in radar systems
CN110837806B (en) * 2019-11-11 2020-07-28 辽宁科技学院 Indoor positioning method based on deep convolutional memory network
US11953615B2 (en) 2020-01-13 2024-04-09 Uhnder Inc. Method and system for antenna array calibration for cross-coupling and gain/phase variations in radar systems

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5282155A (en) * 1992-11-19 1994-01-25 Bell Communications Resarch, Inc. Adaptive digital filter architecture for parallel output/update computations
US5381357A (en) * 1993-05-28 1995-01-10 Grumman Corporation Complex adaptive fir filter
WO1997024802A1 (en) * 1995-12-29 1997-07-10 Globespan Technologies Inc. Impulse noise effect reduction
WO1998038582A1 (en) * 1997-02-28 1998-09-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5287299A (en) * 1992-05-26 1994-02-15 Monolith Technologies Corporation Method and apparatus for implementing a digital filter employing coefficients expressed as sums of 2 to an integer power

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5282155A (en) * 1992-11-19 1994-01-25 Bell Communications Resarch, Inc. Adaptive digital filter architecture for parallel output/update computations
US5381357A (en) * 1993-05-28 1995-01-10 Grumman Corporation Complex adaptive fir filter
WO1997024802A1 (en) * 1995-12-29 1997-07-10 Globespan Technologies Inc. Impulse noise effect reduction
WO1998038582A1 (en) * 1997-02-28 1998-09-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PING XUE; BEDE LIU: "Adaptive Equalizer Using Finite-Bit Power-of-Two Quantizer", IEEE TRANSACTIONS ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, vol. 34, no. 6, December 1986 (1986-12-01), pages 1603 - 1611, XP002315270 *

Also Published As

Publication number Publication date
JP2002152014A (en) 2002-05-24
US6714956B1 (en) 2004-03-30
EP1176718B1 (en) 2007-08-29
DE60130175D1 (en) 2007-10-11
DE60130175T2 (en) 2008-05-15
EP1176718A2 (en) 2002-01-30

Similar Documents

Publication Publication Date Title
EP1176718A3 (en) Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation
US6665695B1 (en) Delayed adaptive least-mean-square digital filter
US6567895B2 (en) Loop cache memory and cache controller for pipelined microprocessors
Luk et al. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors
Nielsen et al. Designing asynchronous circuits for low power: An IFIR filter bank for a digital hearing aid
US5941991A (en) Method of estimating power consumption of each instruction processed by a microprocessor
TWI308295B (en) Apparatus and method for switchable conditional execution in a vliw processor
GB2437684B (en) Data processor adapted for efficient digital signal processing and method therefor
EP1343076A3 (en) integrated circuit with multiple functions sharing multiple internal signal buses according to distributed bus access and control arbitration
KR20010030587A (en) Data processing device
WO2004042562A3 (en) Pipeline accelerator and related system and method
KR100331565B1 (en) Matrix operation apparatus and Digital signal processor capable of matrix operation
CN113851103A (en) Audio noise reduction accelerator system and method based on RISC v custom instruction set expansion
US20130125074A1 (en) System and method for designing digital circuitry with an activity sensor
CN102510273A (en) Finite impulse response (FIR) filter
WO2004017222A3 (en) Programmable pipeline fabric having mechanism to terminate signal propagation
US5732251A (en) DSP with register file and multi-function instruction sequencer for vector processing by MACU
US6993757B2 (en) Method and apparatus for multi-versioning loops to facilitate modulo scheduling
EP0394711A2 (en) Branch instruction control unit based on a pipeline method
US4896264A (en) Microprocess with selective cache memory
CN113014388B (en) Scalar multiplication acceleration system in elliptic curve cryptographic algorithm
CN1688104B (en) Digital signal processing method and apparatus
Benner et al. An approach to mixed systems co-synthesis
JPH02159624A (en) First-in first-out register device
US6453410B1 (en) Computer system having a cache memory and a tracing function

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VIA TECHNOLOGIES, INC.

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20050921

AKX Designation fees paid

Designated state(s): DE FR GB NL SE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIN1 Information on inventor provided before grant (corrected)

Inventor name: SKELTON, NICK

Inventor name: LIU, DAKE

Inventor name: BERGH, HARALD

Inventor name: STUNS, STIG

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VIA TECHNOLOGIES, INC.

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60130175

Country of ref document: DE

Date of ref document: 20071011

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070829

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071129

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20080530

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20200729

Year of fee payment: 20

Ref country code: GB

Payment date: 20200702

Year of fee payment: 20

Ref country code: FR

Payment date: 20200701

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60130175

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20210717

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20210717