EP1169860A1 - Systeme video numerique rle - Google Patents

Systeme video numerique rle

Info

Publication number
EP1169860A1
EP1169860A1 EP00913988A EP00913988A EP1169860A1 EP 1169860 A1 EP1169860 A1 EP 1169860A1 EP 00913988 A EP00913988 A EP 00913988A EP 00913988 A EP00913988 A EP 00913988A EP 1169860 A1 EP1169860 A1 EP 1169860A1
Authority
EP
European Patent Office
Prior art keywords
video
signals
images
receiving
mixer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00913988A
Other languages
German (de)
English (en)
Inventor
Sayan Navaratnam
Jim Farrell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Satellite Advanced technologies Inc
Original Assignee
Satellite Advanced technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA002268238A external-priority patent/CA2268238A1/fr
Application filed by Satellite Advanced technologies Inc filed Critical Satellite Advanced technologies Inc
Publication of EP1169860A1 publication Critical patent/EP1169860A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast
    • H04N7/181—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast for receiving images from a plurality of remote sources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T9/00—Image coding
    • G06T9/007—Transform coding, e.g. discrete cosine transform

Definitions

  • the present invention relates to a video monitoring and display systems for use in a LAN environment, and more particularly to a digital video mixer and compressor system.
  • video tape suffers from serious drawbacks as a storage medium, particularly in view of the large quantity of video information generated by video security systems.
  • a major concern is the sheer quantity of tapes to be stored, especially when it is desired to record signals generated by a large number of surveillance cameras.
  • video tape recorders may be required, resulting in a large capital expenditure, and also the need for allocate space for the recorders.
  • Another problem is the need to frequently change tape cassettes.
  • the multi-video recorder incorporates a multiplexing means permitting selection of the video signal from each of a plurality of TV cameras according to a predetermined importance or priority, and a priority changed due to occurrence of a new event and transmission of the video image thus selected over a single line and recording it by a single video tape recorder by time shared multiplexing the video signal at every frame, field or unit of time. It also can reproduce or demultiplex the video signal recorded as multiplexed, with each designated TV camera or by sequentially selecting the video signal from each TV camera.
  • the system also has a means for inserting in the time shared multiplexed video signal and control signal such as select information, event information, time information or the like, so it can selectively demultiplex the video signals recorded as multiplexed, as desired.
  • a frame rate of 30 frames per second (fps) is normally required.
  • a limitation of the time-shared multiplexed systems is the reduced frame rate and hence choppy picture. For example, for four video inputs, a multiplexed system will have a reduced frame rate of approximately 7.5 frames per second.
  • the video signal has to be fed back to a central recording or monitoring station.
  • the present invention seeks to provide a solution to the problem of combining multiple video inputs into a single display without a significant loss of frames.
  • a digital video system comprising: a) a video mixer for spatially mixing a plurality of analog video input signals in real time and compressing said mixed signals for transmission; and b) a receiver for receiving and decompressing said compressed signals for display in near real time.
  • a plurality of video mixers coupled to a network and a transmitter for receiving the compressed images from the plurality of transmitters.
  • a video system comprising: a) a video digitizer for receiving and digitizing a plurality of analog video inputs; b) a mixer for receiving said plurality of digitized video signals and spatially mixing said signals in real time into a single frame of a predetermined n by m pixel image; c) a video compressor for compressing each said single frame images; d) a transmitter for transmitting said images; and e) a receiver for receiving and decompressing said transmitted images.
  • Figure 1 is a block diagram of a video transmitter subsystem according to an embodiment of the invention.
  • Figure 2 is a schematic diagram of a singe frame
  • Figure 3 is a software flow diagram for the video transmitter system
  • FIG. 4 is a schematic diagram of digital video system according to the present invention.
  • Figures 5(a) - (t) illustrate various screen shots of a user interface.
  • a video transmitter subsystem according to an embodiment of the invention is shown generally by numeral 1.
  • the video subsysteml is a standalone unit, which is capable of spatially mixing four analog NTSC or PAL video inputs in real-time into a single frame of 640 x 480 pixels image. Each input image occupies a quadrant of the frame 60 as shown schematically in figure 2.
  • the video subsysteml compresses each image frame 60 using wavelet compression based hardware for a programmable compression ration of 4:1 to 350:1.
  • An advantage of wavelet compression is the blocky artifacts, commonly appearing in JPEG type compression, are totally eliminated.
  • the resulting wavelet compressed image data is then transmitted via a (100MB or better) Ethernet network in which plurality of video transmitters may be joined together.
  • the video mixer is considered to have two main sections.
  • First is a computer (running QNX operating system) and second, is a PCI PC plug-in board which processes the incoming video images and performs wavelet compression.
  • a number of video mixers may be installed in a LAN hosted for example by an NT tm server.
  • the server is responsible for retrieving and storing images obtained from the mixers. In this way software, updates to the video mixers may be performed from the central server or from the first mixer, thereby minimizing on-site maintenance of each mixer.
  • the computer may be a PC motherboard of a baby AT type.
  • the computer should include sufficient memory, hard disk space and power source to run the operating system and video transmitter application program (discussed below).
  • the video mixer 1 comprises an analog front end 4 having four independent video inputs A, B, C and D coupled to respective anti-alias passive circuits for lightly low-pass filtering the video inputs which are then fed into respective text overlay chips (not shown) before being coupled to respective video decoders 8 labeled DecoderA, DecoderB, DecoderC and DecoderD respectively.
  • the decoders are a Samsung KS0122 multistandard video decoder and the text overlay chip is a uPD6465. Details of these devices including application notes are available in their respective data sheets incorporated herein by reference.
  • the composite video signals are digitized into 4:2:2 8-bit YcrCb data format at a digitization frequency of 12.27 MHz by the decoders 8.
  • the digitization is selected for a square pixel type and therefore the spatial resolution is 640x480 pixels per field.
  • the digitized outputs are coupled to a time base corrected spatial mixer 20, which comprises a plurality of FIFO registers 24 for storage of pixel data from the analog front end; a time base corrector 26 and a quadruple retrieval controller (QRC) 28.
  • the spatial mixer 20 assembles a 640x480 pixel frame which is comprised of four horizontally decimated image fields (of size 320x240) from each of the digitized outputs.
  • Each of the four digitized channels is coupled to a dedicated bank of the FIFO's such that each bank stores at least 320x240 pixels.
  • the FIFO banks in each of the channels are coupled to a common output video bus and are individually addressable such that any of the 320x240 fields from any of the channels may be retrieved.
  • each FIFO register bank consists of two uPD42280 FIFO chips. Each chip is capable of holding one 320x240 field of pixel data. Details of these devices including application notes are available in their data sheets incorporated herein by reference.
  • the pixel data retrieval is asynchronous to any of the input video timing, thus the time base corrector 26 is coupled to the FIFO's and the decoders to control the retrieval process when the input video timing and the retrieved data timing drift with respect to each other.
  • the retrieved data from the FIFO's are coupled to a wavelet compression engine 40, which is implemented in an Analog Devices multiformat video Codec chip, part number ADV601.
  • the ADV601 accepts YcrCb pixel data from its video interface and performs wavelet compression thereon.
  • the compressed data is output to a host bus interface 44.
  • the chip may also perform decompression of data received on its host bus interface.
  • the ADV601 's host interface is a 32-bit wide interface and consists of four 32-bit registers. These registers are I/O mapped onto a PCI host bus. Compressed data can thus be transferred using PCI burst I/O when an interrupt is generated by data being available in the ADV601 internal FIFO.
  • the quadruple image frame must be fed into the engine in two halves - upper and lower half.
  • the retrieval algorithm for implementing this is implemented in the QRC.
  • the spatial mixer may also be bypassed in order to provide full 640x480 fields to the wavelet engine for compression.
  • the quadruple image mixer is made up of four banks of field FIFOs (uPD42280). Each decoder channel has a dedicated FIFO bank which is capable of storing two quarter size fields of video. The incoming digitized video is written into the FIFO bank using decoder timing.
  • the video data from the decoder is decimated first (by the decoder).
  • Each bank of stored video is read in sequence to construct a quadruple image frame of sixw 640x480.
  • the tope two images are retrieved as field- 1 input to the wavelet engine while the bottom two images are retrieved as f ⁇ eld-2.
  • the reason that two banks of FIFO are needed for each decoder channel is that TBC function is implemented to avoid read and write collision caused by asynchronous timing between the input and ADV601 video timing.
  • the TBC function is implemented in the firmware. For single source compression, this quadruple mixer is bypassed.
  • the video data and video sync signals are fed directly into the wavelet engine which is placed in slave mode.
  • Write control signals are generated by an Altera chip, preferably 6016which is capable of taking four asynchronous clocks from each decoder.
  • Retrieval logic signals, ADV601 syncs and read control signals are generated by another Altera chip.
  • ADV601 In quadruple mode,ADV601 is placed in master mode where all the video sync signals are generated. In single source mode, the sync signals are provided by the video decoders. During compression the ADV601 requires external numeric processing on the statistics of the current field data. This means that an embedded computer will evaluate the bin- width values based on the statistics of the field data. The bin-width statistics are transferred via the ADV601 host interface and then the PCI interface to or from the embedded computer.
  • the PCI interface consists of a device, which is capable of bridging the on-board devices onto the PCI bus. It manages the I/O and memory mapping, read/write cycles and DMA cycles. It should be capable of bursting data at a rate of 20-30 MB per second. Typically the PCI interface is implemented by a PLX PCI9080 PCI accelerator chip.
  • a generals purpose 8-bit I/O port is provided to the PCI controller and is configured as an 4 input 4 output bits. It is mapped on the PCI bus i/o, and is thus under the control of the embedded computer. This port may be used to control alarm equipment.
  • a video encoder 50 for generating composite and S-video output signals for monitoring or for playback of the decompressed video frame.
  • the encoder is a Brooktree BT866 device that is configured in a slave mode and is coupled to the timing from the ADV601 chip. Data for the encoder is tapped off the data stream to the aADV601 video bus. This data is non-interlaced, therefore a field FIFO register 52 is needed to convert the data back to interlaced video before it is fed to the encoder.
  • the FIFO registers 52 are implemented in four uPD42280 devices used to hold two fields of pixel data.
  • the software in general is centered on the transmission of compressed image data to the system host via the Ethernet LAN.
  • the software comprises an application program 116 for executing high level commands from a remote host. This includes video channel switching, alarm ports reporting, transmission of wavelet data to the remote host when requested, Bin-width calculation, track burn-in time/date, general maintenance of the connection to the network and self diagnostics when requested by the host.
  • the software also includes a number of low-level drivers and libraries.
  • a device driver module 102 is provided for the PCI 9080 chip for communication between the video mixer and the computer.
  • the driver 102 includes low-level services for handling PCI bus i/o, DMA and IRQ.
  • the software also includes a I2C bus communication module 104 for obtaining data packets from the application and translating data into signal streams.
  • a video control module 106 is provided for controlling the video hardware including decoder, encoder and field FIFO. The functions implemented by this module include selection of video capture mode, control of contrast and brightness and initialization of video chips, NTSC/PAL selection and such like.
  • a TCP/IP manager 108 is implemented as a socket for handling command and compressed data transmission to the host. It calls a QNX LAN driver 110 to perform the data transmission.
  • a wavelet control module 112 implements functions to control the data transfer between the ADV601 and the host memory, compression ratio, ADV601 initialization and such like.
  • a Time/Date port control module 114 is provided to load a desired burn-in time/date on each selected video channel.
  • FIG 4 a schematic diagram of a digital video system is shown generally by numeral 400.
  • the system comprises a plurality of video mixers 1 including their respective computer coupled to a host computer 404 via an Ethernet LAN 406.
  • the host computer 404 includes a software-based receiver, which communicates with the multiple digital video transmitters 1 on the Ethernet network to receive compressed digital images.
  • the received images are decompressed in software and displayed 410 in near real time (12-15 frames per second) and can be recorded to a hard disk 412 in real time (30 fps) in their native compressed form.
  • a database is used for image storage, retrieval, playback and manipulation. If multiple receiver stations are coupled to the network then any station may have access to any of the other receivers live or recorded data.
  • the receiver includes modules for setting alarm points and outputs at each video receiver.
  • the receiver software is implemented in Visual Basic and the underlying database is a Btrieve database engine with option to use other proprietary types of database engines.
  • the receiver also includes image processing software for displaying multiple views of multiple cameras and a user input interface shown in figures 5 for setting various parameters such as security, camera scheduling, reports and such like.
  • the present invention provides a fully integrated near real time video surveillance, monitoring and capture system that is cost effective and highly flexible.
  • the mixer does not lose any frames during the actual mixing, i.e. at 30 fps.
  • Other configurations of the mixer may also be implemented, such as having one or more mixer boards plug directly into the receiver computer without using a LAN.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Discrete Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

L'invention concerne un système vidéo numérique à utiliser dans un RLE. Ledit système comprend un numériseur graphique conçu pour recevoir et numériser plusieurs entrées vidéo analogiques. Un mélangeur reçoit les signaux vidéo numérisés pour assurer le mélange spatial des signaux en temps réel, de sorte que des trames uniques formées d'images à n x m pixels soient produites. Les images numérisées sont couplées à un compresseur vidéo conçu pour comprimer les images à trame unique en envoyant les images à un récepteur, sur un RLE. Le récepteur décomprime les images transmises, de manière qu'elles soient affichées en temps quasi réel. Dans un mode de réalisation préféré, la compression utilisée est une compression d'ondelettes.
EP00913988A 1999-04-06 2000-03-31 Systeme video numerique rle Withdrawn EP1169860A1 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US286433 1988-12-19
US28643399A 1999-04-06 1999-04-06
CA002268238A CA2268238A1 (fr) 1999-04-06 1999-04-06 Reseau local videonumerique
CA2268238 1999-04-06
PCT/CA2000/000339 WO2000060867A1 (fr) 1999-04-06 2000-03-31 Systeme video numerique rle

Publications (1)

Publication Number Publication Date
EP1169860A1 true EP1169860A1 (fr) 2002-01-09

Family

ID=25680880

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00913988A Withdrawn EP1169860A1 (fr) 1999-04-06 2000-03-31 Systeme video numerique rle

Country Status (3)

Country Link
EP (1) EP1169860A1 (fr)
AU (1) AU3546900A (fr)
WO (1) WO2000060867A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10053180A1 (de) * 2000-10-26 2002-05-16 S. Siedle & Soehne,Telefon- Und Telegrafenwerke Stiftung & Co Hausüberwachungsanlage und Verfahren zum Betreiben einer Hausüberwachungsanlage
US7088236B2 (en) 2002-06-26 2006-08-08 It University Of Copenhagen Method of and a system for surveillance of an environment utilising electromagnetic waves

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5257113A (en) * 1991-09-20 1993-10-26 International Business Machines Corporation Video mixing technique using JPEG compressed data
US5493339A (en) * 1993-01-21 1996-02-20 Scientific-Atlanta, Inc. System and method for transmitting a plurality of digital services including compressed imaging services and associated ancillary data services
US5453780A (en) * 1994-04-28 1995-09-26 Bell Communications Research, Inc. Continous presence video signal combiner
JP3078215B2 (ja) * 1995-01-06 2000-08-21 ミツビシ・エレクトリック・インフォメイション・テクノロジー・センター・アメリカ・インコーポレイテッド ディスプレイ装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0060867A1 *

Also Published As

Publication number Publication date
AU3546900A (en) 2000-10-23
WO2000060867A1 (fr) 2000-10-12

Similar Documents

Publication Publication Date Title
US5592237A (en) High resolution image processor with multiple bus architecture
US5592233A (en) Apparatus and method for video pixel data transfer
US5805148A (en) Multistandard video and graphics, high definition display system and method
US20040046706A1 (en) Method and apparatus for high-definition multi-screen display
KR100839814B1 (ko) 원격 영상 감시 시스템 및 원격 영상 감시 방법
US7405738B2 (en) System and method for generating and processing a stream of video data having multiple data streams
KR100324394B1 (ko) 디지털 영상 감시 시스템
EP0122094B1 (fr) Dispositif électronique de stockage d'images fixes avec triage à grande vitesse et sa méthode de fonctionnement
EP1169860A1 (fr) Systeme video numerique rle
US20020194610A1 (en) Surveillance digital video recorder
EP0423979B1 (fr) Système d'enregistrement d'un signal video à haute définition
CA2268238A1 (fr) Reseau local videonumerique
US5822013A (en) Selective projection image freeze device
JP5055481B2 (ja) ネットワーク型録画システム
KR100259548B1 (ko) 디지털다중화상감시시스템
KR100456402B1 (ko) 디지털 영상처리장치
EP0407185A2 (fr) Appareil pour la reproduction des images immobiles
KR200309017Y1 (ko) 디.브이.알용 메트릭스 스위처
JPH1066062A (ja) 多画面表示システム
EP0690618A1 (fr) Appareil de prise de vues affichant simultanément des images de formats analogiques différents sur un seul moniteur
KR100479802B1 (ko) 분산처리형 디지털 비디오 레코더
JPH0767098A (ja) 動画像監視装置
EP0217564A1 (fr) Emetteur d'un signal de télévision et dispositif de traitement d'un signal de télévision
Mason et al. Real-time high resolution digital video for range and training applications
JPH0884323A (ja) 映像信号処理装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20011106

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17Q First examination report despatched

Effective date: 20020716

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RTI1 Title (correction)

Free format text: DIGITAL VIDEO MIXER

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20031001