EP1133732A4 - Split computer architecture - Google Patents

Split computer architecture

Info

Publication number
EP1133732A4
EP1133732A4 EP99960160A EP99960160A EP1133732A4 EP 1133732 A4 EP1133732 A4 EP 1133732A4 EP 99960160 A EP99960160 A EP 99960160A EP 99960160 A EP99960160 A EP 99960160A EP 1133732 A4 EP1133732 A4 EP 1133732A4
Authority
EP
European Patent Office
Prior art keywords
input
module
output
interface
external
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP99960160A
Other languages
German (de)
French (fr)
Other versions
EP1133732A1 (en
Inventor
Remigius G Shatas
Robert R Asprey
Christopher L Thomas
Greg O'bryant
Greg Luterman
Jeffrey E Choun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avocent Huntsville LLC
Original Assignee
Cybex Computer Products Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cybex Computer Products Corp filed Critical Cybex Computer Products Corp
Publication of EP1133732A1 publication Critical patent/EP1133732A1/en
Publication of EP1133732A4 publication Critical patent/EP1133732A4/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network arrangements or protocols for supporting network services or applications
    • H04L67/01—Protocols
    • H04L67/10—Protocols in which an application is distributed across nodes in the network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/329—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the application layer [OSI layer 7]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Saccharide Compounds (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Computer And Data Communications (AREA)
  • Debugging And Monitoring (AREA)

Abstract

A split computer (122) comprises a main module (140) remotely connected by external PCI bus (170) to an input/output (I/O) or extension module (142). The main module (140) comprises a processor (181) and an external PCI bus first interface (300). The input/output (I/O) module comprises one or more input and/or output device controllers and an external PCI bus second interface. The external PCI bus connects the external bus first interface of the main module with the external bus second interface of the input/output (I/O) module. The main module executes application programs, maintains user configurations, and maintains application configurations. Yet since the main module is located remotely, e.g., at a data center (150), both security and centralized management are realized using existing hardware and software. The input/output (I/O) module has a relative small footprint and primarily performs input and output operations.
EP99960160A 1998-10-30 1999-10-29 Split computer architecture Ceased EP1133732A4 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10625598P 1998-10-30 1998-10-30
US106255P 1998-10-30
PCT/US1999/025290 WO2000026796A1 (en) 1998-10-30 1999-10-29 Split computer architecture

Publications (2)

Publication Number Publication Date
EP1133732A1 EP1133732A1 (en) 2001-09-19
EP1133732A4 true EP1133732A4 (en) 2003-01-22

Family

ID=22310393

Family Applications (2)

Application Number Title Priority Date Filing Date
EP99960160A Ceased EP1133732A4 (en) 1998-10-30 1999-10-29 Split computer architecture
EP99957481A Expired - Lifetime EP1125210B1 (en) 1998-10-30 1999-10-29 Split computer

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP99957481A Expired - Lifetime EP1125210B1 (en) 1998-10-30 1999-10-29 Split computer

Country Status (7)

Country Link
EP (2) EP1133732A4 (en)
AT (1) ATE332531T1 (en)
AU (2) AU1708800A (en)
DE (1) DE69932252T2 (en)
ES (1) ES2267303T3 (en)
HK (2) HK1041530B (en)
WO (2) WO2000026797A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030036895A1 (en) * 2000-07-20 2003-02-20 John Appleby-Alis System, method and article of manufacture for software-designed internet reconfigurable hardware
WO2002008886A2 (en) * 2000-07-20 2002-01-31 Celoxica Limited System, method and article of manufacture for controlling the use of resources
CN102929756A (en) * 2012-10-28 2013-02-13 中国电子科技集团公司第十研究所 Universal high-speed parallel/serial bus development verification platform

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4384327A (en) * 1978-10-31 1983-05-17 Honeywell Information Systems Inc. Intersystem cycle control logic
US4959833A (en) * 1989-03-08 1990-09-25 Ics Electronics Corporation Data transmission method and bus extender
EP0395416A2 (en) * 1989-04-26 1990-10-31 Dubner Computer Systems Inc. SCSI bus data link
EP0844567A1 (en) * 1996-11-21 1998-05-27 Hewlett-Packard Company Long haul PCI-to-PCI bridge

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ZA883232B (en) * 1987-05-06 1989-07-26 Dowd Research Pty Ltd O Packet switches,switching methods,protocols and networks
US5430848A (en) * 1992-08-14 1995-07-04 Loral Fairchild Corporation Distributed arbitration with programmable priorities
US5812534A (en) * 1993-01-08 1998-09-22 Multi-Tech Systems, Inc. Voice over data conferencing for a computer-based personal communications system
US5664223A (en) * 1994-04-05 1997-09-02 International Business Machines Corporation System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
US5659707A (en) * 1994-10-07 1997-08-19 Industrial Technology Research Institute Transfer labeling mechanism for multiple outstanding read requests on a split transaction bus
US5799207A (en) * 1995-03-28 1998-08-25 Industrial Technology Research Institute Non-blocking peripheral access architecture having a register configure to indicate a path selection for data transfer between a master, memory, and an I/O device
US5586121A (en) * 1995-04-21 1996-12-17 Hybrid Networks, Inc. Asymmetric hybrid access system and method
JP3873089B2 (en) * 1995-06-07 2007-01-24 三星電子株式会社 Reduces accumulated time delay when synchronizing data transfer between two asynchronous buses
US5781747A (en) * 1995-11-14 1998-07-14 Mesa Ridge Technologies, Inc. Method and apparatus for extending the signal path of a peripheral component interconnect bus to a remote location
US5764479A (en) * 1996-09-23 1998-06-09 International Business Machines Corporation Split system personal computer having floppy disk drive moveable between accessible and inaccessible positions

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4384327A (en) * 1978-10-31 1983-05-17 Honeywell Information Systems Inc. Intersystem cycle control logic
US4959833A (en) * 1989-03-08 1990-09-25 Ics Electronics Corporation Data transmission method and bus extender
EP0395416A2 (en) * 1989-04-26 1990-10-31 Dubner Computer Systems Inc. SCSI bus data link
EP0844567A1 (en) * 1996-11-21 1998-05-27 Hewlett-Packard Company Long haul PCI-to-PCI bridge

Also Published As

Publication number Publication date
WO2000026797A9 (en) 2000-10-19
DE69932252T2 (en) 2007-06-06
WO2000026796A9 (en) 2000-11-30
ES2267303T3 (en) 2007-03-01
EP1125210B1 (en) 2006-07-05
EP1133732A1 (en) 2001-09-19
HK1043409A1 (en) 2002-09-13
EP1125210A4 (en) 2002-08-07
HK1041530A1 (en) 2002-07-12
AU1517800A (en) 2000-05-22
WO2000026796A1 (en) 2000-05-11
WO2000026797A1 (en) 2000-05-11
ATE332531T1 (en) 2006-07-15
EP1125210A1 (en) 2001-08-22
AU1708800A (en) 2000-05-22
HK1041530B (en) 2007-01-19
DE69932252D1 (en) 2006-08-17

Similar Documents

Publication Publication Date Title
TW327684B (en) A method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge
GB2348352B (en) Force feedback system including multi-tasking graphical host environment and interface device
AU2002217916A1 (en) Computer peripheral device that remains operable when central processor operations are suspended
WO2003090052A3 (en) A computer system including a secure execution mode - capable cpu and a security services processor connected via a secure communication path
WO1999038086A3 (en) Bus bridge architecture for a data processing system
AU7101200A (en) Local register instruction for micro engine used in multithreaded parallel processor architecture
DE69432514D1 (en) Power control in a computer system
DK1141804T3 (en) Control device for a computer, use of a control device, computer comprising a control device, and method for connecting and disconnecting devices in a computer
DE69020569D1 (en) MODULAR INPUT / OUTPUT SYSTEM FOR SUPER COMPUTERS.
EP0377299A3 (en) An encapsulation system for a computer system
SE9603962D0 (en) Device and method of communication
HK1043409A1 (en) Split computer architecture
WO2002035330A3 (en) Hardware architecture for a multi-mode power management system using a constant time reference for operating system support
MY114652A (en) Personal computer with local bus arbitration.
AU1962401A (en) Power management method for a computer system having a hub interface architecture
KR100256660B1 (en) Method for inputting keys by use of keyboard of pc in pda
DE69729664D1 (en) System for the supply of computer peripherals
Palya et al. An inexpensive 1-millisecond experiment control interface for IBM PCs and its user-friendly control language
SE9900887D0 (en) encryption device
WO2002069144A3 (en) Remote management of computers by-passing the operating system
HILLERS et al. Extension of a microcomputer system for additional input/output lines
UA9525A (en) Device to connect two pc
JPH0488414A (en) Lap-top personal computer
RU95103257A (en) Code-to-frequency converter
CA2001298A1 (en) Input and output processing system for a virtual computer

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20010525

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

A4 Supplementary search report drawn up and despatched

Effective date: 20021209

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: AVOCENT HUNTSVILLE CORPORATION

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20070426

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1043409

Country of ref document: HK