EP1105968A4 - Current-controlled output buffer - Google Patents
Current-controlled output bufferInfo
- Publication number
- EP1105968A4 EP1105968A4 EP99930294A EP99930294A EP1105968A4 EP 1105968 A4 EP1105968 A4 EP 1105968A4 EP 99930294 A EP99930294 A EP 99930294A EP 99930294 A EP99930294 A EP 99930294A EP 1105968 A4 EP1105968 A4 EP 1105968A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- output buffer
- controlled output
- controlled
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
- G01R27/26—Measuring inductance or capacitance; Measuring quality factor, e.g. by using the resonance method; Measuring loss factor; Measuring dielectric constants ; Measuring impedance or related variables
- G01R27/2605—Measuring capacitance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US97605 | 1979-11-27 | ||
US97886 | 1998-06-15 | ||
US09/097,605 US6130541A (en) | 1997-10-10 | 1998-06-15 | Adaptive driver with capacitive load sensing and method of operation |
US09/097,886 US6037811A (en) | 1997-10-10 | 1998-06-15 | Current-controlled output buffer |
PCT/US1999/013529 WO1999066639A1 (en) | 1998-06-15 | 1999-06-15 | Current-controlled output buffer |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1105968A1 EP1105968A1 (en) | 2001-06-13 |
EP1105968A4 true EP1105968A4 (en) | 2005-06-15 |
Family
ID=26793468
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99930293A Expired - Lifetime EP1097386B1 (en) | 1998-06-15 | 1999-06-15 | Adaptive driver with capacitive load sensing and method of operation |
EP99930294A Withdrawn EP1105968A4 (en) | 1998-06-15 | 1999-06-15 | Current-controlled output buffer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99930293A Expired - Lifetime EP1097386B1 (en) | 1998-06-15 | 1999-06-15 | Adaptive driver with capacitive load sensing and method of operation |
Country Status (3)
Country | Link |
---|---|
EP (2) | EP1097386B1 (en) |
DE (1) | DE69935226T2 (en) |
WO (2) | WO1999066336A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10142679A1 (en) * | 2001-08-31 | 2003-04-03 | Infineon Technologies Ag | driver circuit |
DE10244429B4 (en) * | 2001-09-24 | 2008-08-28 | Hynix Semiconductor Inc., Ichon | Semiconductor memory device with adaptive output driver |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185538A (en) * | 1990-06-13 | 1993-02-09 | Mitsubishi Denki Kabushiki Kaisha | Output circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereof |
US5329177A (en) * | 1992-04-27 | 1994-07-12 | Nec Corporation | Output circuit including current mirror circuits |
US5451861A (en) * | 1992-10-08 | 1995-09-19 | Deutsche Itt Industries Gmbh | Method of setting the output current of a monolithic integrated pad driver |
EP0684699A1 (en) * | 1994-05-25 | 1995-11-29 | STMicroelectronics S.r.l. | Slew rate control and optimization of power consumption in a power stage |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4634894A (en) * | 1985-03-04 | 1987-01-06 | Advanced Micro Devices, Inc. | Low power CMOS reference generator with low impedance driver |
US4873673A (en) * | 1986-12-03 | 1989-10-10 | Hitachi, Ltd. | Driver circuit having a current mirror circuit |
US4829199A (en) * | 1987-07-13 | 1989-05-09 | Ncr Corporation | Driver circuit providing load and time adaptive current |
JPH04154212A (en) * | 1990-10-17 | 1992-05-27 | Mitsubishi Electric Corp | Output circuit for semiconductor memory device |
JP3251661B2 (en) * | 1991-10-15 | 2002-01-28 | テキサス インスツルメンツ インコーポレイテツド | CMOS buffer circuit with controlled slew rate |
US5677639A (en) * | 1994-12-08 | 1997-10-14 | Seagate Technology, Inc. | Autonomous selection of output buffer characteristics as determined by load matching |
TW307060B (en) * | 1996-02-15 | 1997-06-01 | Advanced Micro Devices Inc | CMOS current mirror |
US5886554A (en) * | 1996-03-08 | 1999-03-23 | Texas Instruments Incorporated | Slew-rate limited differential driver with improved skew control |
-
1999
- 1999-06-15 DE DE69935226T patent/DE69935226T2/en not_active Expired - Fee Related
- 1999-06-15 EP EP99930293A patent/EP1097386B1/en not_active Expired - Lifetime
- 1999-06-15 WO PCT/US1999/013528 patent/WO1999066336A1/en active IP Right Grant
- 1999-06-15 EP EP99930294A patent/EP1105968A4/en not_active Withdrawn
- 1999-06-15 WO PCT/US1999/013529 patent/WO1999066639A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185538A (en) * | 1990-06-13 | 1993-02-09 | Mitsubishi Denki Kabushiki Kaisha | Output circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereof |
US5329177A (en) * | 1992-04-27 | 1994-07-12 | Nec Corporation | Output circuit including current mirror circuits |
US5451861A (en) * | 1992-10-08 | 1995-09-19 | Deutsche Itt Industries Gmbh | Method of setting the output current of a monolithic integrated pad driver |
EP0684699A1 (en) * | 1994-05-25 | 1995-11-29 | STMicroelectronics S.r.l. | Slew rate control and optimization of power consumption in a power stage |
Non-Patent Citations (1)
Title |
---|
See also references of WO9966639A1 * |
Also Published As
Publication number | Publication date |
---|---|
EP1097386A4 (en) | 2001-09-12 |
EP1097386A1 (en) | 2001-05-09 |
EP1097386B1 (en) | 2007-02-21 |
WO1999066336A1 (en) | 1999-12-23 |
DE69935226D1 (en) | 2007-04-05 |
EP1105968A1 (en) | 2001-06-13 |
WO1999066639A1 (en) | 1999-12-23 |
DE69935226T2 (en) | 2008-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0980145A4 (en) | Output buffer circuit | |
IL140609A0 (en) | Fifo using asynhronous logic | |
NO993487L (en) | Output Buffer | |
GB2339371B (en) | Rate guarantees through buffer management | |
EP0611161A3 (en) | Soft wakeup output buffer. | |
GB2340324B (en) | Output buffer circuit achieving stable operation and cost reduction | |
AU5481198A (en) | Output buffer circuit | |
EP0703670A3 (en) | Output buffer circuit | |
EP0648020A3 (en) | Output buffer circuit. | |
DE69628803T2 (en) | PECL buffer | |
GB0022755D0 (en) | Buffer circuit | |
GB9514270D0 (en) | Data output buffer | |
EP1105968A4 (en) | Current-controlled output buffer | |
GB2308027B (en) | Integrated circuit output buffer | |
GB2363534B (en) | Self-compensating output buffer | |
GB9508886D0 (en) | Integrated circuit output buffer | |
PL107996U1 (en) | Buffer beam | |
GB9723282D0 (en) | Power buffer | |
TW372101U (en) | Input buffer | |
GB9827057D0 (en) | Soft furnishing | |
GB9800595D0 (en) | Soft furnishing | |
CA83807S (en) | Chisel | |
GB9803004D0 (en) | Tippers | |
GB2341470B (en) | Delayline | |
GB9804964D0 (en) | Buffer shield |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20010115 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE GB |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20050429 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20100105 |