Classifications

• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
  • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
  • H05B41/14—Circuit arrangements
  • H05B41/36—Controlling
  • H05B41/38—Controlling the intensity of light
  • H05B41/39—Controlling the intensity of light continuously
  • H05B41/392—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor
  • H05B41/3921—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations
  • H05B41/3927—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations by pulse width modulation
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
  • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
  • H05B47/10—Controlling the light source
  • H05B47/175—Controlling the light source by remote control
  • H05B47/18—Controlling the light source by remote control via data-bus transmission

Definitions

• the present invention relates to dimming groups of lamps.
• the present invention is designed for dimming a plurality of gas discharge lamps at minimal cost.
• a plurality of lamps may be dimmed without using high current switching components, thereby reducing electromagnetic interference commonly associated with the switching of high currents.
• a problem in prior dimming control systems is the difficulty in having sufficient fine control at the low end of dimming, i.e. low-level light output.
• some of the lamps turn off and some would remain on at the low end of dimming.
• a desirable characteristic is that at the low end of the dimming control, the lamps should shut off together similar to a switch.
• Another difficulty with prior dimming control systems is at maximum output, i.e. high-level light output, there can be a noticeable, audible buzzing sound. Such an audible buzz is an annoyance and not a desirable characteristic for a lighting system.
• the invention provides a dimming apparatus and method designed for dimming a plurality of gas discharge lamps.
• the lamps can be dimmed without using high current switching components, thereby reducing electromagnetic interference commonly associated with the switching of high currents.
• the invention includes a master dimmer circuit or module which creates a low frequency signal that has a variable duty cycle that is used to control the lamps.
• FIG. 1 is a schematic of a first embodiment of the master dimmer module embodying the invention.
• Fig. 2 is a schematic of a second embodiment of the master dimmer module embodying the invention.
• a master dimmer is provided for a plurality of lamps, such as gas discharge lamps, whereby a control signal is provided to each of the power supplies or ballasts of the lamps which are to be dimmed. Since the control signal has a relatively low current, only low current devices are required to dim a plurality of lamps with the present invention.
• the control signal is sent via a third control wire to each lamp's power supply.
• the control wire of each power supply/ballast is connected to the twelve volt ("12V") supply. This disables the dimming feature, but retains normal on/off operation without re-wiring the building, vehicle or boat.
• lamps including the invention may be used in both three wire and two wire applications without re-wiring.
• lamps of this type are operated at a frequency that is relatively higher than 100 Hz. Such operation can be thought of as a continuous series of power pulses occurring at the aforementioned relatively higher frequency, and these pulses cause the lamp to light.
• the master dimmer according to the present invention operates based upon pulse width modulation where the master dimmer control sends out control pulses.
• the master dimmer controls the drive circuit that applies power to each of the lamps by gating the power which feeds each lamp ballast or lamp at a low frequency of under about 100 hertz, or preferably about 70-80 hertz. That is, the power to the lamp is pulse group modulated by changing the number of pulses within a set period, with the number of pulses in each group determining how bright the lamps are.
• the CT (control) pins of each ballast may be connected together with a common switch to 12V which will turn all lamps on and off simultaneously or to a common low frequency pulse width modulated (PWM) source to provide substantially equal dimming of all lamps without the running of individual unsightly and expensive power wires for each ballast and dimmer or switch.
• PWM pulse width modulated
• Figs . 1 and 2 two embodiments of the master dimmer circuit or module 6 and 8, respectively, are illustrated.
• the purpose of the dimmer modules 6 and 8 is to create a low frequency signal that has a variable duty cycle that is used to control the lamps.
• a 12 VDC signal is applied to power a 555 timer 10.
• Other integrated timing circuits may be used, as well as circuits composed of discrete components.
• a potentiometer 12 is used to select the desired lamp brightness.
• the signal at the slide of potentiometer 12 is applied to pin 2 to set the duty cycle of the output of timer 10.
• Diodes Dl and D2 ensure that the operating frequency does not vary for different duty cycle settings.
• the output signal Q as generated by pin 3 of timer 10 is applied to an output control wire 14.
• the control signal on wire 14 is applied to the power supply 16 of each individual lamp via the ballast's control pin CT to pulse width modulate the power to each lamp's power supply when switch 18 is in the "Master Dim” position.
• each lamp may be dimmed locally using a local potentiometer 20 and a local pulse width modulation circuit 22.
• ballast 16 receives a pulse width modulated signal to dim lamp 24.
• Resistor R3 and capacitor C4 slow the leading and trailing edges of the timer's output signal to prevent the output control wire 14 from radiating electromagnetic or radio interference.
• Resistor R3 also serves as a current limiter in the event of a short circuit fault on the output of control wire 14.
• the module 8 includes an EMI filtering portion which includes fuse FI; capacitors Cl, C2, and C4; inductor LI; resistor Rl; and diodes Dl (which provides reverse polarity protection) and D4 (which functions as a voltage regulator).
• the EMI filter portion is connected to positive voltage supply at fuse FI.
• the voltage supply is preferably a 12 or 24 volt DC supply.
• An output drive portion of the module 8 includes two power MOSFETS QIA and Q1B.
• the common practice is to use a half bridge configured circuit in this situation. Such a circuit however requires special circuitry for efficient activation of the high side MOSFET switch.
• the power MOSFETS are both N-channel devices. Thus, there is no longer dependence on external logic to guarantee that the switches cannot cross conduct. It is left to the drive circuitry to supply logic that prevents the N-channel devices from being on at the same time. If both of the N-channel devices are on at the same time, a direct short circuit path shorting out the power supply may occur, and allow high currents to flow which may potentially destroy one of the two or both switch devices.
• a standard half- bridge is changed slightly so that the high side switch and the low side switch are separated by diode D2.
• the low side MOSFET Q1B is electrically connected directly to the gate of the high side MOSFET QIA.
• the diode D2 is connected to the source of the high side MOSFET QIA and ultimately electrically to the load.
• the gate of the high side MOSFET QIA is essentially at a ground potential because the low side MOSFET Q1B is at a very low resistance, for example 1 ohm.
• the gate-to-source voltage on the high side MOSFET QIA is reversed (negative) due to the load current being drawn through diode D2.
• the gate will be lower than the source by a voltage equivalent to the forward drop of diode D2.
• the MOSFET QIA is guaranteed to be off.
• the output portion of the second embodiment of the master dimmer module 8 eliminates the need for an intelligent drive circuit to decide how to sequence the two MOSFETS properly and requires only the control of the low side MOSFET Q1B.
• a specialized drive chip is eliminated and replaced with a single-ended drive controlling just the low side MOSFET Q1B with the high side MOSFET QIA acting as a slave.
• the high side MOSFET QIA is fully enhanced when the low side MOSFET Q1B is turned off.
• the use of another power supply can add significant cost to the module.
• boot strap power source which may charge a capacitor when the low side MOSFET Q1B is on. When the capacitor is charged, voltage is supplied proportionately higher to fully enhance the MOSFET QIA.
• the boot strap power source in order for the boot strap power source to function, there has to be some off time where the capacitor is recharged. The standard boot strap therefore cannot accomplish the desired non-audible full-on condition.
• a further traditional approach is to have a bias generator as part of the circuitry that supplies an actuation signal capable of fully enhancing the MOSFET QIA.
• a gated charge pump technique is utilized to fully enhance the high side MOSFET QIA.
• a charge pump portion is illustrated which generally includes a comparator section and associated resistors and capacitors. More specifically, the charge pump portion includes resistors R6, R7 , R8 , R9 , RIO, Rll, R17; capacitors C5 and CIO; diodes D3 and D6; and comparator U1D.
• the charge pump portion is connected to the EMI filtering portion at the common node (the anode of diode D3 ) and at the node between resistor Rl and supply voltage V cc .
• the series capacitor C5 is utilized so that the drive side can be referenced to one supply and the load side can have some other reference. The difference in the potential of the two references is blocked by the series capacitor C5.
• the charge pump portion of the module 8 enables a 12 volt peak-to-peak square wave on the left side that is ground referenced and, on the right side, a 12 volt peak-to-peak square wave that is referenced to the source voltage of MOSFET QIA.
• the high side MOSFET QIA is enhanced 100% of the time.
• the charge pump technique typically requires the smoothing out of the pulses. If the same square wave is fed directly to the MOSFET QIA, the output would be modulated at the charge pump frequency, approximately 8 kilohertz.
• Diode D6 is a dual diode configured as a full wave rectifier.
• the gate of the MOSFET QIA is utilized as a reservoir capacitor. At 8 kilohertz for example, the gate can be charged very quickly and it stays charged because there is nothing here to drain it thus providing continuous enhancement of the high-side MOSFET QIA.
• the only connection to the gate of MOSFET QIA that is not through diode D6 is the connection to the low side MOSFET QIB. If QIA is to be turned off, the low side MOSFET QIB is turned on and the charge pump current is fed down through the low side MOSFET QIB. The charge pump could be allowed to continue operating with additional current being pumped through the low side MOSFET QIB.
• a means to turn the charge pump off when the low side MOSFET QIB is turned on can be employed.
• This means includes the use of diode D7.
• Diode D7 is configured such that whenever the low side MOSFET QIB is turned on, diode D7 supplies current which forces the charge pump to shut off. This forces the comparator U1D to think that it is at a certain state all the time so that it does stop oscillating.
• the circuit 8 includes a master oscillator for driving MOSFET QIB, i.e., the low-side switch.
• the master oscillator includes resistors R2, R3, R4 and R5; capacitor C7; diode D5; and comparator UIB connected as shown to form an eighty (80) hertz "triangle" wave generator.
• the amplitude of the triangle wave output is approximately one-third of the supply voltage (V cc ) , and the d.c.
• the output of the master oscillator is connected to the positive input terminal of comparator UlA.
• the output of comparator U1A generates a waveform for controlling MOSFET QIB which in turn generates a dimmer control output at connections J2-2 and J2-3.
• the output includes varistor RVl and capacitor C8 which provides EMI filtering and short circuit protection.
• the circuit 8 also includes a voltage divider network including resistors R13, R14, R15 and R18; and potentiometer R16.
• the voltage divider network generates a voltage reference on the wiper of R16.
• the wiper of R16 is connected to the negative terminal of comparator UlA so that the output of the master oscillator is referenced against the voltage reference generated by the voltage divider network.
• Potentiometer R16 is user adjustable to set the reference.
• Comparator UlA generates the rectangular wave output to drive MOSFET QIB. Adjustment of potentiometer R16 changes the duty cycle of the output of comparator UlA while keeping the frequency at a constant eighty hertz.
• the voltage divider network is designed so that the lower limit of the voltage reference is slightly less than one-third of the supply voltage (V cc ) and so that the upper limit is slightly greater than two-thirds of the supply voltage (V cc ). Designing the limits of the voltage reference to be broader than the amplitude of the triangle wave output guarantees that the lights will be completely off when the potentiometer is adjusted to the low end, and eliminates the generation of audible noise when the potentiometer is adjusted to the high end.
• the circuit 8 also includes a comparator UlC connected to the voltage divider.
• the negative input terminal of comparator UlC is connected to the wiper of potentiometer R16 and the positive input terminal of comparator UlC is connected to the node between R14 and R18.
• Resistors R13, R14, R15 and R18 are selected so that the voltage at the node between R14 and R18 is approximately five percent of the supply voltage (V cc ) .
• the output of comparator UlC is connected to the master oscillator through diode D5.
• comparator UlC in this configuration is a redundant measure to guarantee that all lights in the system are "off” when the potentiometer R16 is adjusted to the low end. Notwithstanding the ideal component values designed into the circuit 8, it is possible that variations in specific values of the components within the tolerances for those components would result in the lower or higher references generated by the potentiometer R16 being either higher or lower than one-third V cc or two- thirds V cc , respectively. When dimming, the change in specific component values (even though still within tolerances) may result in some lights in the system being "off” while some other lights in the system are on but at a low intensity level.
• comparator UlC will turn “off” thereby turning “off” the master oscillator.
• this type of control could also be included to guarantee circuit performance at maximum brightness.
• the difference between maximum (100%) brightness and less- than-maximum (95%) brightness is nearly indiscernible, and this condition is not viewed as being problematic.

Landscapes

• Circuit Arrangement For Electric Light Sources In General (AREA)

Applications Claiming Priority (3)

Publications (1)

Family

ID=22021451

Family Applications (1)

Country Status (3)

Families Citing this family (2)

Family Cites Families (8)

• 1998
  • 1998-09-18 WO PCT/US1998/019520 patent/WO1999014988A1/en not_active Application Discontinuation
  • 1998-09-18 AU AU93987/98A patent/AU9398798A/en not_active Abandoned
  • 1998-09-18 EP EP98947138A patent/EP1016329A1/de not_active Withdrawn

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events