EP1011264A1 - Contour emphasizing circuit - Google Patents

Contour emphasizing circuit Download PDF

Info

Publication number
EP1011264A1
EP1011264A1 EP98933928A EP98933928A EP1011264A1 EP 1011264 A1 EP1011264 A1 EP 1011264A1 EP 98933928 A EP98933928 A EP 98933928A EP 98933928 A EP98933928 A EP 98933928A EP 1011264 A1 EP1011264 A1 EP 1011264A1
Authority
EP
European Patent Office
Prior art keywords
contour
signal
unit
output
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP98933928A
Other languages
German (de)
French (fr)
Other versions
EP1011264A4 (en
EP1011264B1 (en
Inventor
Toru Fujitsu General Limited AIDA
Seiji Fujitsu General Limited MATSUNAGA
Junichi Fujitsu General Limited ONODERA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Publication of EP1011264A1 publication Critical patent/EP1011264A1/en
Publication of EP1011264A4 publication Critical patent/EP1011264A4/en
Application granted granted Critical
Publication of EP1011264B1 publication Critical patent/EP1011264B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/20Circuitry for controlling amplitude response
    • H04N5/205Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic
    • H04N5/208Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic for compensating for attenuation of high frequency components, e.g. crispening, aperture distortion correction

Definitions

  • the present invention relates to a contour emphasizing circuit designed for sampling contour component from input video signal (e.g., digital input video signal), multiplying the sampled contour component by a coefficient (one of coefficients including 1) for contour emphasis, and adding the product thereof to the input video signal for outputting contour-emphasized video signal.
  • input video signal e.g., digital input video signal
  • coefficient one of coefficients including 1 for contour emphasis
  • the PDP (Plasma Display Panel) equipment using the plasma display panel and LCD (Liquid Crystal Display) equipment using the liquid crystal display panel as thin and lightweight display equipment have come to attract public attention.
  • Such display equipment is conventionally of direct-drive type using digital video signal, wherein a contour emphasizing circuit, such as one shown in Fig. 1, is used for obtaining the contour-emphasized video signal from the input video signal.
  • the contour emphasizing circuit shown in Fig. 1 comprises a contour pick-up unit 10, a delay adjusting unit 12 and adder 14.
  • the contour pick-up unit 10 comprises one-dot delay units 18, 20 for sequentially delaying by one-dot the digital luminance signals (an example of video signal), which has been input to the input terminal 16, adder 22 for adding the luminance signal Y input to the input terminal 16 to the output signal from the one-dot terminal 16 to obtain the sum, multiplier 26 for multiplying the sum by coefficient 1/4 for outputting the product thereof, a multiplier 26 for multiplying the output signal from the one-dot delay unit 18 by coefficient 1/2 for outputting the product thereof, and a subtracter 28 for subtracting the output signal of the multiplier 24 from the output signal of the multiplier 26; wherein the contour component (i.e., high-pass component) HE in horizontal direction of reference picture element are sampled, for output, from the picture elements on the left side and right side (preceding and subsequent picture elements on time basis) of the reference picture element.
  • the contour component i.e., high-pass component
  • a delay adjusting unit 12 is designed for adjusting the timing for the input of the luminance signal, which has been input to the input terminal 16, to the adder 14 to the timing for the input of the contour component HE, which has been sampled by contour pick-up unit 10, to the adder 14 by delaying the output of luminance signal Y, which has been input to the input terminal 16, for a predetermined time interval.
  • the adder 14 adds the luminance signal Y, which is output from the delay adjusting unit 12, to the contour component HE, which is sampled the contour pick-up unit 10, to output the sum (Y + HE), as a contour-emphasized component, to an output terminal 30.
  • the contour emphasizing circuit shown in Fig. 1 has a problem as is described below because of being designed so that the contour component HE sampled by the contour pick-up unit 10 is directly output to the adder 14 regardless of the luminance level of the luminance signal Y input to the input terminal 16 is high or low.
  • the problem is that unnatural picture having overemphasized contour is produced if a contour component having too high a value is added to a relatively dark picture of a low luminance level.
  • Another problem of the circuit is that the contour cannot be emphasized sufficiently if a contour component having to low a value is added to a bright picture having a high luminance level.
  • the present invention is designed for the purposes of solving the above problems and for providing a contour emphasizing circuit capable of accomplishing contour emphasis matching the luminance level of input video signal.
  • the contour emphasizing circuit is characterized by comprising a contour pick-up unit for sampling contour component from input video signal, a luminance level judging unit for discriminating the luminance level of input video signal, a coefficient control unit for not only selectively changing coefficient among a plurality of coefficients according to the judging signal from the luminance level judging unit but also multiplying the contour component sampled by means of a contour pick-up unit by a selected coefficient for the outputting the product thereof and an adder for adding the contour component output from the coefficient control unit to input video signal for outputting contour-emphasized video signal.
  • a coefficient is selected from among a plurality of coefficients, so that a plurality of coefficients are available for being multiplied by the contour component according to the luminance level of the input video signal.
  • the picture can be prevented from becoming unnatural picture by controlling the contour component to be added to the input video signal to a value matching the luminance level of the input video signal.
  • the coefficient control unit may comprise n number of multipliers for multiplying the contour component, which is sampled by means of the contour pick-up unit, by the coefficient corresponding to each luminance level among n number of luminance levels for outputting the product thereof, number of AND gates using, as the gate control signal, the signal interpreted by the decoders connected respectively to the output sides of the n number of multipliers and an OR gate connected to the output sides of the n number of the AND gates.
  • the level judging unit may comprise a decoder capable of discriminating each of 4 luminance levels of input video signal
  • the coefficient control unit may comprise 4 multipliers for multiplying the contour component, which is sampled by the contour pick-up unit, by one of the coefficients 1/8, 1/4, 1/2 and 1 for outputting the product thereof, 4 AND gates respectively connected to the output sides of the 4 multipliers for using, as the gate control signal, the signal interpreted by the decoders respectively connected, and an OR gate connected to the output side of the 4 AND gates.
  • composition of the contour pick-up unit can be simplified by composing the contour pick-up unit with a horizontal contour component pick-up unit designed for sampling the contour component in horizontal direction from input video signal.
  • Fig. 2 shows a contour emphasizing circuit as an embodiment of the present invention, wherein common reference numerals are assigned to those parts common to those shown in Fig. 1.
  • numeral 10 denotes the contour pick-up unit; 12,13, the delay adjusting unit; 14, an adder; 15, the level judging unit; 17, coefficient control unit.
  • the contour pick-up unit 10 comprises one-dot delay units 18, 20 for sequentially delaying by 1 dot the digital luminance signals (an example of video signal), which has been input to the input terminal 16, adder 22 for adding the luminance signal Y input to the input terminal 16 to the output signal from the one-dot terminal 16 to obtain the sum, multiplier 26 for multiplying the sum by coefficient 1/4 for outputting the product thereof, and subtracter 28 for subtracting the output signal of the multiplier 24 from the output signal of the multiplier 26; wherein the contour components HE in horizontal direction are sampled, for output, from the picture elements on the left side and right side of the reference picture element.
  • the level judging unit 15 is designed to discriminate the luminance level of the luminance signal Y input to said input terminal 16 and output a corresponding judging signal. More specifically, as shown in Fig.3,(the level judging unit 15) comprises the decoder 32 for decoding the luminance level of the luminance signal Y with reference to the values of the upper 3 bits of the 8-bit luminance signal Y.
  • the decoder 32 outputs a signal (e.g., H-level signal) corresponding to the output sides 1 ⁇ , 2 ⁇ , 3 ⁇ and 4 ⁇ depending on whether the values of the upper 3 bits of the luminance signal Y input to the input terminal 16 correspond to which of [000], [001], [010 ⁇ 011] and [100 ⁇ 111], thereby interpreting whether the luminance level of the luminance signal Y corresponds to which of the hexadecimal numbers of 4 levels, namely, [00 ⁇ 1F], [20 ⁇ 3F], [40 ⁇ 7F] and [80 ⁇ FF].
  • a signal e.g., H-level signal
  • the coefficient control unit 17 is designed for selectively changing the coefficient according to the judging signal output from the level judging unit 15 by way of the delay adjusting unit 13, as well as for multiplying the contour component sampled by means of the contour pick-up unit 10 by this coefficient for outputting the product thereof. More specifically, as shown in Fig.
  • the coefficient control unit 17 comprises the four multipliers 36 1 , 36 2 , 36 3 and 36 4 for selectively multiplying the contour component HE, which has been sampled by said contour pick-up unit 10 and input by way of the input terminal 34, by the coefficients 1/8, 1/4, 1/2 and 1 for outputting of the product thereof, four AND gates, 38 1 , 38 2 , 38 3 and 38 4 respectively connected to the output sides of the four multipliers 36 1 , 36 2 , 36 3 and 36 4 for using the signal decoded by the decoder 32 as gate control signal, and the OR gate 40 connected to the output sides of the four AND gates, 38 1 , 38 2 , 38 3 and 38 4 ; wherein the contour component is output to the adder 14 from the OR gate by way of the output terminal 42.
  • the delay adjusting unit 13 interposed between the decoder 32 and the coefficient control unit 17 is omitted; as the result, in the diagram, the output terminals 1 ⁇ , 2 ⁇ , 3 ⁇ and 4 ⁇ are shown as if the signals were directly input to the AND gates 38 1 , 38 2 , 38 3 and 38 4 .
  • the delay adjusting unit 13 delays for a predetermined time interval the output of the judging signal from the level judging unit 15 in order to respectively adjust the timing for outputting to the coefficient control unit 17 the contour component HE sampled from the input luminance signal by the contour pick-up unit 10 and the timing for inputting to the coefficient control unit 17 the judging signal from the level judging unit 15.
  • the adder 14 adds the luminance signal Y, which has been input to the input terminal 16 and delayed for a predetermined time interval by the delay adjusting unit 12, to the contour component output from the coefficient control unit 17 for outputting the sum to the output terminal 30 as a contour-emphasized luminance signal.
  • the delay adjusting unit 12 delays the output of the luminance signal Y, which has been input to the input terminal 16, for a predetermined time interval in order to respectively adjust the timing for the input of the luminance signal, which has been input to the input terminal 16, to the adder 14 and the timing for the input of the contour component, which has been output from the coefficient control unit 17, to the adder 14.
  • contour component (HE/8) is added to the luminance signal Y, and the sum (Y + HE/8) as a contour-emphasized luminance signal is output to the output terminal 30.
  • the luminance level of the luminance signal Y are [20 ⁇ 3F], [40 ⁇ 7F] or [80 ⁇ FF]
  • contour component (HE/4), (HE/2) or (HE) is added to the luminance signal Y, and sum (Y + HE/4), (Y + HE/2) or (Y + HE) as a contour-emphasized luminance signal is output to the output terminal 30.
  • contour emphasis matching the luminance level of luminance signal Y is available.
  • the contour pick-up unit comprises a horizontal contour pick-up unit for sampling the contour component in horizontal direction from the input video signal
  • the present invention is not limited to this embodiment but is also applicable to other contour pick-up units as long as they are designed to sample the contour component from input video signal.
  • the present invention is applicable to the case where a contour pick-up unit comprises a vertical contour pick-up unit designed for sampling the contour component in vertical direction or to the case where a contour pick-up unit comprises a horizontal-vertical contour pick-up unit designed for sampling the contour component in both the horizontal and vertical directions.
  • the level judging unit comprises a decoder for interpreting whether the luminance level of an input video signal corresponds to which of four luminance levels
  • a coefficient control unit comprises four multipliers for multiplying the contour component sampled by means of the contour pick-up unit by any of coefficients 1/8, 1/4, 1/2 and 1 for the output of respective products, four AND gates respectively connected to the output sides of the four multipliers for using the signal interpreted by the decoder as gate signal and an OR gate connected to the output sides of the four AND gates, but the present invention is not limited to this embodiment.
  • the embodiment described above relates to a case where the level judging unit comprises a decoder, and the coefficient control unit comprises multipliers, AND gates and OR gate, but the present invention is not limited to this embodiment but applicable also to the case where the level judging unit may be anything capable of discriminating the luminance level of input video signal, and the coefficient control unit may be anything capable of selectively changing the coefficient according to the judging signal from the level judging unit, as well as for multiplying the contour component sampled by means of the contour pick-up unit by a corresponding coefficient for the output of the product thereof.
  • the present invention relates to a contour emphasizing circuit designed for sampling contour component from input video signal, multiplying the sampled contour component by a contour emphasizing coefficient, adding the product thereof to the input video signal and outputting a contour-emphasized video signal, whereby the contour can be emphasized matching with the luminance level of the input video signal.
  • the present invention can be used for preventing production of unnatural picture either by overemphasizing the contour of a dark picture having a low luminance level by excessively adding contour component or by under emphasizing the contour of a bright picture having a high luminance level by adding insufficient contour component.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Processing (AREA)

Abstract

A contour emphasizing circuit which comprises a contour pick-up unit 10 for picking up a contour component HE from an input luminance signal Y, a level judging unit 15 for judging the luminance level of the input luminance signal Y, a coefficient control unit 17 for changing the coefficient in a plurality of steps depending upon a judgement signal and multiplying the contour component HE by the coefficient to output the product, and an adder 14 for adding the contour component outputted from the coefficient control unit 17 to the input luminance signal Y to output an emphasized-contour luminance signal. The coefficient to be multiplied by the contour component HE is changed in a plurality of steps depending upon the luminance level of the input luminance signal Y, and the contour component HE to be added to the input luminance signal Y is controlled to have a magnitude appropriate to the luminance level of the input luminance signal Y. As a result the contour is emphasized according to the luminance level of the input luminance signal Y without causing excessive contour emphasis by adding a large contour component to a dark image of a small luminance level, thus preventing formation of unnatural images.

Description

    TECHNICAL FIELD
  • The present invention relates to a contour emphasizing circuit designed for sampling contour component from input video signal (e.g., digital input video signal), multiplying the sampled contour component by a coefficient (one of coefficients including 1) for contour emphasis, and adding the product thereof to the input video signal for outputting contour-emphasized video signal.
  • BACKGROUND OF THE INVENTION
  • The PDP (Plasma Display Panel) equipment using the plasma display panel and LCD (Liquid Crystal Display) equipment using the liquid crystal display panel as thin and lightweight display equipment have come to attract public attention. Such display equipment is conventionally of direct-drive type using digital video signal, wherein a contour emphasizing circuit, such as one shown in Fig. 1, is used for obtaining the contour-emphasized video signal from the input video signal.
  • The contour emphasizing circuit shown in Fig. 1 comprises a contour pick-up unit 10, a delay adjusting unit 12 and adder 14.
  • The contour pick-up unit 10 comprises one- dot delay units 18, 20 for sequentially delaying by one-dot the digital luminance signals (an example of video signal), which has been input to the input terminal 16, adder 22 for adding the luminance signal Y input to the input terminal 16 to the output signal from the one-dot terminal 16 to obtain the sum, multiplier 26 for multiplying the sum by coefficient 1/4 for outputting the product thereof, a multiplier 26 for multiplying the output signal from the one-dot delay unit 18 by coefficient 1/2 for outputting the product thereof, and a subtracter 28 for subtracting the output signal of the multiplier 24 from the output signal of the multiplier 26; wherein the contour component (i.e., high-pass component) HE in horizontal direction of reference picture element are sampled, for output, from the picture elements on the left side and right side (preceding and subsequent picture elements on time basis) of the reference picture element.
  • A delay adjusting unit 12 is designed for adjusting the timing for the input of the luminance signal, which has been input to the input terminal 16, to the adder 14 to the timing for the input of the contour component HE, which has been sampled by contour pick-up unit 10, to the adder 14 by delaying the output of luminance signal Y, which has been input to the input terminal 16, for a predetermined time interval.
  • The adder 14 adds the luminance signal Y, which is output from the delay adjusting unit 12, to the contour component HE, which is sampled the contour pick-up unit 10, to output the sum (Y + HE), as a contour-emphasized component, to an output terminal 30.
  • However, the contour emphasizing circuit shown in Fig. 1 has a problem as is described below because of being designed so that the contour component HE sampled by the contour pick-up unit 10 is directly output to the adder 14 regardless of the luminance level of the luminance signal Y input to the input terminal 16 is high or low.
  • The problem is that unnatural picture having overemphasized contour is produced if a contour component having too high a value is added to a relatively dark picture of a low luminance level. Another problem of the circuit is that the contour cannot be emphasized sufficiently if a contour component having to low a value is added to a bright picture having a high luminance level.
  • The present invention is designed for the purposes of solving the above problems and for providing a contour emphasizing circuit capable of accomplishing contour emphasis matching the luminance level of input video signal.
  • DISCLOSURE OF THE INVENTION
  • The contour emphasizing circuit according to the present invention is characterized by comprising a contour pick-up unit for sampling contour component from input video signal, a luminance level judging unit for discriminating the luminance level of input video signal, a coefficient control unit for not only selectively changing coefficient among a plurality of coefficients according to the judging signal from the luminance level judging unit but also multiplying the contour component sampled by means of a contour pick-up unit by a selected coefficient for the outputting the product thereof and an adder for adding the contour component output from the coefficient control unit to input video signal for outputting contour-emphasized video signal.
  • A coefficient is selected from among a plurality of coefficients, so that a plurality of coefficients are available for being multiplied by the contour component according to the luminance level of the input video signal. Thus, the picture can be prevented from becoming unnatural picture by controlling the contour component to be added to the input video signal to a value matching the luminance level of the input video signal.
  • Further, the level judging unit may comprise a decoder for discriminating the luminance level of the input video signal from n number (n = 2 and integers) of luminance levels, and the coefficient control unit may comprise n number of multipliers for multiplying the contour component, which is sampled by means of the contour pick-up unit, by the coefficient corresponding to each luminance level among n number of luminance levels for outputting the product thereof, number of AND gates using, as the gate control signal, the signal interpreted by the decoders connected respectively to the output sides of the n number of multipliers and an OR gate connected to the output sides of the n number of the AND gates. By doing so, the level judging unit and the coefficient control unit can be formed easily.
  • Further, the level judging unit may comprise a decoder capable of discriminating each of 4 luminance levels of input video signal, and the coefficient control unit may comprise 4 multipliers for multiplying the contour component, which is sampled by the contour pick-up unit, by one of the coefficients 1/8, 1/4, 1/2 and 1 for outputting the product thereof, 4 AND gates respectively connected to the output sides of the 4 multipliers for using, as the gate control signal, the signal interpreted by the decoders respectively connected, and an OR gate connected to the output side of the 4 AND gates. By doing so, the level judging unit and the coefficient control unit can be formed more easily.
  • Further, the composition of the contour pick-up unit can be simplified by composing the contour pick-up unit with a horizontal contour component pick-up unit designed for sampling the contour component in horizontal direction from input video signal.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Fig. 1 is a block diagram showing an example of conventional contour emphasizing circuit.
  • Fig. 2 is a block diagram showing an embodiment of the contour emphasizing circuit according to the present invention.
  • Fig. 3 is a block diagram showing examples of the level judging unit and the coefficient control unit shown in Fig. 2.
  • BEST MODES FOR CARRYING OUT THE PRESENT INVENTION
  • The content of the present invention will be described in detail referring to the accompanying drawings.
  • Fig. 2 shows a contour emphasizing circuit as an embodiment of the present invention, wherein common reference numerals are assigned to those parts common to those shown in Fig. 1.
  • In Fig. 2, numeral 10 denotes the contour pick-up unit; 12,13, the delay adjusting unit; 14, an adder; 15, the level judging unit; 17, coefficient control unit.
  • The contour pick-up unit 10 comprises one- dot delay units 18, 20 for sequentially delaying by 1 dot the digital luminance signals (an example of video signal), which has been input to the input terminal 16, adder 22 for adding the luminance signal Y input to the input terminal 16 to the output signal from the one-dot terminal 16 to obtain the sum, multiplier 26 for multiplying the sum by coefficient 1/4 for outputting the product thereof, and subtracter 28 for subtracting the output signal of the multiplier 24 from the output signal of the multiplier 26; wherein the contour components HE in horizontal direction are sampled, for output, from the picture elements on the left side and right side of the reference picture element.
  • The level judging unit 15 is designed to discriminate the luminance level of the luminance signal Y input to said input terminal 16 and output a corresponding judging signal. More specifically, as shown in Fig.3,(the level judging unit 15) comprises the decoder 32 for decoding the luminance level of the luminance signal Y with reference to the values of the upper 3 bits
    of the 8-bit luminance signal Y. That is, the decoder 32 outputs a signal (e.g., H-level signal) corresponding to the output sides 1 ○ , 2 ○ , 3 ○ and 4 ○ depending on whether the values of the upper 3 bits of the luminance signal Y input to the input terminal 16 correspond to which of [000], [001], [010∼011] and [100∼111], thereby interpreting whether the luminance level of the luminance signal Y corresponds to which of the hexadecimal numbers of 4 levels, namely, [00∼1F], [20∼3F], [40∼7F] and [80∼FF].
  • The coefficient control unit 17 is designed for selectively changing the coefficient according to the judging signal output from the level judging unit 15 by way of the delay adjusting unit 13, as well as for multiplying the contour component sampled by means of the contour pick-up unit 10 by this coefficient for outputting the product thereof. More specifically, as shown in Fig. 3,(the coefficient control unit 17) comprises the four multipliers 361, 362, 363 and 364 for selectively multiplying the contour component HE, which has been sampled by said contour pick-up unit 10 and input by way of the input terminal 34, by the coefficients 1/8, 1/4, 1/2 and 1 for outputting of the product thereof, four AND gates, 381, 382, 383 and 384 respectively connected to the output sides of the four multipliers 361, 362, 363 and 364 for using the signal decoded by the decoder 32 as gate control signal, and the OR gate 40 connected to the output sides of the four AND gates, 381, 382, 383 and 384; wherein the contour component is output to the adder 14 from the OR gate by way of the output terminal 42. Further, in Fig. 3, for the simplicity of illustration, the delay adjusting unit 13 interposed between the decoder 32 and the coefficient control unit 17 is omitted; as the result, in the diagram, the output terminals 1 ○, 2 ○, 3 ○ and 4 ○ are shown as if the signals were directly input to the AND gates 381, 382, 383 and 384.
  • The delay adjusting unit 13 delays for a predetermined time interval the output of the judging signal from the level judging unit 15 in order to respectively adjust the timing for outputting to the coefficient control unit 17 the contour component HE sampled from the input luminance signal by the contour pick-up unit 10 and the timing for inputting to the coefficient control unit 17 the judging signal from the level judging unit 15.
  • The adder 14 adds the luminance signal Y, which has been input to the input terminal 16 and delayed for a predetermined time interval by the delay adjusting unit 12, to the contour component output from the coefficient control unit 17 for outputting the sum to the output terminal 30 as a contour-emphasized luminance signal.
  • The delay adjusting unit 12 delays the output of the luminance signal Y, which has been input to the input terminal 16, for a predetermined time interval in oder to respectively adjust the timing for the input of the luminance signal, which has been input to the input terminal 16, to the adder 14 and the timing for the input of the contour component, which has been output from the coefficient control unit 17, to the adder 14.
  • Next, the functions of the parts shown in Fig. 2 will be explained referring to Fig. 3 too.
  • (1) The contour component HE is sampled from the 8-bit luminance signal, which has been input to the input terminal 16, by the contour pick-up unit 10, and the sampled contour component HE is input to the coefficient control unit 17.
  • (2) In Fig. 3, the decoder 32 and the coefficient control unit 17 respectively function as described in (a),(b),(c) and (d) below depending on whether the luminance level of the 8-bit signal input to the input terminal 16 corresponds to which of the four levels,i.e.,[00∼1F] (hexadecimal number; the same applies hereinafter), [20∼3F], [40∼7F] and [80∼FF].
  • (a) Case where the luminance level of luminance signal Y is [00∼1F]: The decoder 32 interprets that the luminance level is [00∼1F] on the basis of that the values of upper 3 bits of the luminance signal Y is [000], thereby outputting an H-level signal from output side 1 ○. This output signal is delayed for a predetermined time interval by the delay adjusting unit 13 (not shown in Fig. 3) and input to the AND gate 381 for the electrification (i.e., being kept open) thereof. In this condition, L-level signals are output from the output sides 2 ○ though 4 ○ of the decoder 32, so that other AND gates 382 through 384 are kept unelectrified (i.e., being kept closed).When the AND gate 381 is electrified, the contour component (HE/8) multiplied by 1/8 by means of the multiplier 361 is input to the adder 14 by way of the AND gate 381, OR gate 40 and output terminal 42.
  • (b) Case where the luminance level of luminance signal Y is [20∼3F]: The decoder 32 interprets that the luminance level is [20∼3F] on the basis of that the values of upper 3 bits of the luminance signal Y are [001] and outputs an H-level signal from the output side 2 ○. This output signal is delayed for a predetermined time interval by means of the delay adjusting unit 13 and input to the AND gate 382 for the electrification thereof.When the AND gate 382 is electrified, the contour component (HE/4), which has been multiplied by 1/4 by multiplier 362, is input to the adder 14 by way of the AND gate 382, OR gate 40 and output terminal 42.
  • (c) Case where the luminance level of luminance signal Y is [40∼7F]: The decoder 32 interprets that the luminance level is [40∼7F] on the basis of that the values of upper 3 bits are [010∼011] and outputs an H-level signal from the output side 3 ○. This output signal is delayed for a predetermined time interval by means of the delay adjusting unit 13 and input to the AND gate 383 for the electrification thereof.When the AND gate 383 is electrified, the contour component (HE/2) multiplied by 1/2 by means of the multiplier 363 is input to the adder 14 through the AND gate 383, OR gate 40 and output terminal 42.
  • (d) Case where the luminance level of luminance signal Y is [40∼7F]: The decoder 32 interprets that the luminance level is [40∼7F] on the basis of that the values of upper 3 bits are [010∼011] and outputs an H-level signal from the output side 4 ○. This output signal is delayed for a predetermined time interval by means of the delay adjusting unit 13 and input to the AND gate 384 for the electrification thereof.When the AND gate 384 is electrified, the contour component (HE) multiplied by 1 by means of the multiplier 364 is input to the adder 14 through the AND gate 384, OR gate 40 and output terminal 42.
  • (3) In Fig. 2, the adder 14 adds the contour component output from the coefficient control unit 17 to the luminance signal Y, which has been input to terminal 16 and delayed for a predetermined time interval by the delay adjusting unit, to output the sum to the output terminal 30 as a contour-emphasized luminance signal.
  • For instance, when the luminance level of the luminance signal is [00∼1F], contour component (HE/8) is added to the luminance signal Y, and the sum (Y + HE/8) as a contour-emphasized luminance signal is output to the output terminal 30. Further, when the luminance level of the luminance signal Y are [20∼3F], [40∼7F] or [80∼FF], contour component (HE/4), (HE/2) or (HE) is added to the luminance signal Y, and sum (Y + HE/4), (Y + HE/2) or (Y + HE) as a contour-emphasized luminance signal is output to the output terminal 30. Thus, contour emphasis matching the luminance level of luminance signal Y is available.
  • The embodiment described above relates to a case where the contour pick-up unit comprises a horizontal contour pick-up unit for sampling the contour component in horizontal direction from the input video signal, but the present invention is not limited to this embodiment but is also applicable to other contour pick-up units as long as they are designed to sample the contour component from input video signal. For example, the present invention is applicable to the case where a contour pick-up unit comprises a vertical contour pick-up unit designed for sampling the contour component in vertical direction or to the case where a contour pick-up unit comprises a horizontal-vertical contour pick-up unit designed for sampling the contour component in both the horizontal and vertical directions.
  • The embodiment described above relates to a case where the level judging unit comprises a decoder for interpreting whether the luminance level of an input video signal corresponds to which of four luminance levels, and a coefficient control unit comprises four multipliers for multiplying the contour component sampled by means of
    the contour pick-up unit by any of coefficients 1/8, 1/4, 1/2 and 1 for the output of respective products, four AND gates respectively connected to the output sides of the four multipliers for using the signal interpreted by the decoder as gate signal and an OR gate connected to the output sides of the four AND gates, but the present invention is not limited to this embodiment. For example, the present invention is also applicable to a case where the level judging unit comprises a decoder for interpreting whether the luminance level of a input video signal corresponds to which of n number (n = 2 or larger integers) of levels, and coefficient control unit comprises n number of multipliers for multiplying the contour component sampled by means of the contour pick-up unit by a corresponding coefficient for outputting the product thereof, a number of AND gates respectively connected to the output sides of the n number of multipliers for using, as gate control signal, the signals interpreted by a decoder, and an OR gate connected to the output sides of the n number of AND gates.
  • The embodiment described above relates to a case where the level judging unit comprises a decoder, and the coefficient control unit comprises multipliers, AND gates and OR gate, but the present invention is not limited to this embodiment but applicable also to the case where the level judging unit may be anything capable of discriminating the luminance level of input video signal, and the coefficient control unit may be anything capable of selectively changing the coefficient according to the judging signal from the level judging unit, as well as for multiplying the contour component sampled by means of the contour pick-up unit by a corresponding coefficient for the output of the product thereof.
  • INDUSTRIAL APPLICABILITY
  • As described in the foregoing, the present invention relates to a contour emphasizing circuit designed for sampling contour component from input video signal, multiplying the sampled contour component by a contour emphasizing coefficient, adding the product thereof to the input video signal and outputting a contour-emphasized video signal, whereby the contour can be emphasized matching with the luminance level of the input video signal. Thus, the present invention can be used for preventing production of unnatural picture either by overemphasizing the contour of a dark picture having a low luminance level by excessively adding contour component or by under emphasizing the contour of a bright picture having a high luminance level by adding insufficient contour component.

Claims (4)

  1. A contour emphasizing circuit comprising a contour pick-up unit for sampling contour component from input video signal, a level judging unit for discriminating the luminance level of said input video signal, a coefficient control unit for selectively changing coefficient according to judging signal from the level judging unit and multiplying the contour component sampled by using said contour pick-up unit by the selected coefficient to output the product thereof, and an adder for adding the contour component output from the coefficient control unit to said input video signal to output the sum as a contour-emphasized video signal.
  2. A contour emphasizing circuit according to claim 1, wherein the level judging unit comprises a decoder for interpreting whether the luminance level of the input video signal corresponds to which of n number (n = 2 or larger integers) of luminance levels, and the coefficient control unit comprises n number of multipliers for multiplying the contour component sampled by using the contour pick-up unit by the coefficient corresponding to one of said n number of luminance levels for outputting the product thereof, n number of AND gates respectively connected to the output sides of the n number of multipliers for using the signal interpreted by said decoder as gate control signal, and an OR gate connected to the output sides of the n number of AND gates.
  3. A contour emphasizing circuit according to claim 2, wherein the level judging unit comprises the decoder for interpreting whether the luminance level of input video signal corresponds to which of four luminance levels, and the coefficient control unit comprises four multipliers for multiplying the contour components sampled by using the contour pick-up unit by any of coefficients 1/8, 1/4, 1/2 and 1 for outputting the product thereof, four AND gates respectively connected to the output sides of the four multipliers for using the signal interpreted by said decoder as gate control signal, the OR gate connected to the output sides of the four AND gates.
  4. A contour emphasizing circuit according to claim 1, 2 or 3, wherein the contour pick-up unit comprises a horizontal contour component pick-up unit for sampling the contour component in horizontal direction from input video signal.
EP98933928A 1997-07-25 1998-07-24 Contour emphasizing circuit Expired - Lifetime EP1011264B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP21395597 1997-07-25
JP21395597A JP3697844B2 (en) 1997-07-25 1997-07-25 Outline enhancement circuit
PCT/JP1998/003317 WO1999005855A1 (en) 1997-07-25 1998-07-24 Contour emphasizing circuit

Publications (3)

Publication Number Publication Date
EP1011264A1 true EP1011264A1 (en) 2000-06-21
EP1011264A4 EP1011264A4 (en) 2001-03-21
EP1011264B1 EP1011264B1 (en) 2006-09-13

Family

ID=16647832

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98933928A Expired - Lifetime EP1011264B1 (en) 1997-07-25 1998-07-24 Contour emphasizing circuit

Country Status (11)

Country Link
US (1) US7321401B2 (en)
EP (1) EP1011264B1 (en)
JP (1) JP3697844B2 (en)
KR (1) KR100538765B1 (en)
AU (1) AU742007B2 (en)
CA (1) CA2297957C (en)
DE (1) DE69835890T2 (en)
ES (1) ES2272002T3 (en)
RU (1) RU2216118C2 (en)
TW (1) TW401683B (en)
WO (1) WO1999005855A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1530365A1 (en) * 2002-08-15 2005-05-11 Sony Corporation Video signal processing method and device
WO2006041049A1 (en) 2004-10-13 2006-04-20 Matsushita Electric Industrial Co., Ltd. Video signal processing device and image processing device
EP1883225A1 (en) * 2006-07-27 2008-01-30 Samsung Electronics Co., Ltd Dynamic gain adjustment method based on brightness and apparatus thereof

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101136220B1 (en) * 2005-05-17 2012-04-17 엘지디스플레이 주식회사 Liquid Crystal Display device
JP2007127972A (en) * 2005-11-07 2007-05-24 Toshiba Corp Image display adjusting device
JP4273428B2 (en) * 2006-01-31 2009-06-03 ソニー株式会社 Image processing apparatus, image processing method, program for image processing method, and recording medium recording program for image processing method
US20110115815A1 (en) * 2009-11-18 2011-05-19 Xinyu Xu Methods and Systems for Image Enhancement
JP5743918B2 (en) * 2012-01-31 2015-07-01 株式会社東芝 Image processing device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0396176A (en) * 1989-09-08 1991-04-22 Kondeishiyonaru Akusesu Technol Kenkyusho:Kk Video noise reduction device
DE4039122A1 (en) * 1989-12-23 1991-06-27 Samsung Electronics Co Ltd METHOD AND CIRCUIT FOR CORRECTING IMAGE WHEELS
EP0478377A2 (en) * 1990-09-28 1992-04-01 Samsung Electronics Co., Ltd. Horizontal edge compensation circuits
US5313301A (en) * 1991-10-28 1994-05-17 Samsung Electronics Co., Ltd. Noise reduction and signal compensating circuit for video images
WO1994022265A1 (en) * 1993-03-22 1994-09-29 Eastman Kodak Company Method and apparatus for enhancing sharpness of a sequence of images subject to continuous zoom

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3790700A (en) 1971-12-17 1974-02-05 Hughes Aircraft Co Catv program control system
JPS6042668B2 (en) * 1976-07-07 1985-09-24 松下電器産業株式会社 Image quality adjustment device
JPH07118780B2 (en) * 1986-12-26 1995-12-18 松下電器産業株式会社 Image quality compensation device
JPH03120962A (en) * 1989-10-04 1991-05-23 Sony Corp Video signal processing circuit for solid-state image pickup device
JP2551205B2 (en) 1990-06-28 1996-11-06 日本ビクター株式会社 Contour correction circuit
JPH04348671A (en) * 1991-05-27 1992-12-03 Nec Yamagata Ltd Contour correction circuit
JPH06350877A (en) * 1993-06-08 1994-12-22 Matsushita Electric Ind Co Ltd Contour compensating device and gain control signal generation circuit to be used in the same
JP3071131B2 (en) * 1995-09-05 2000-07-31 三洋電機株式会社 Gamma correction device
US5923213A (en) 1997-07-09 1999-07-13 U.S. Philips Corporation Digitally gain-controlled amplifying device, and camera using such a device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0396176A (en) * 1989-09-08 1991-04-22 Kondeishiyonaru Akusesu Technol Kenkyusho:Kk Video noise reduction device
DE4039122A1 (en) * 1989-12-23 1991-06-27 Samsung Electronics Co Ltd METHOD AND CIRCUIT FOR CORRECTING IMAGE WHEELS
EP0478377A2 (en) * 1990-09-28 1992-04-01 Samsung Electronics Co., Ltd. Horizontal edge compensation circuits
US5313301A (en) * 1991-10-28 1994-05-17 Samsung Electronics Co., Ltd. Noise reduction and signal compensating circuit for video images
WO1994022265A1 (en) * 1993-03-22 1994-09-29 Eastman Kodak Company Method and apparatus for enhancing sharpness of a sequence of images subject to continuous zoom

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 015, no. 280 (E-1090), 16 July 1991 (1991-07-16) & JP 03 096176 A (KONDEISHIYONARU AKUSESU TECHNOL KENKYUSHO:KK), 22 April 1991 (1991-04-22) *
See also references of WO9905855A1 *

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1530365A1 (en) * 2002-08-15 2005-05-11 Sony Corporation Video signal processing method and device
EP1530365A4 (en) * 2002-08-15 2005-11-30 Sony Corp Video signal processing method and device
US7221404B2 (en) 2002-08-15 2007-05-22 Sony Corporation Video signal processing method and device
WO2006041049A1 (en) 2004-10-13 2006-04-20 Matsushita Electric Industrial Co., Ltd. Video signal processing device and image processing device
EP1802100A1 (en) * 2004-10-13 2007-06-27 Matsushita Electric Industrial Co., Ltd. Video signal processing device and image processing device
EP1802100A4 (en) * 2004-10-13 2009-08-26 Panasonic Corp Video signal processing device and image processing device
US7750945B2 (en) 2004-10-13 2010-07-06 Panasonic Corporation Video signal processing device and image processing device
EP1883225A1 (en) * 2006-07-27 2008-01-30 Samsung Electronics Co., Ltd Dynamic gain adjustment method based on brightness and apparatus thereof
US8237867B2 (en) 2006-07-27 2012-08-07 Samsung Electronics Co., Ltd. Dynamic gain adjustment method based on brightness and apparatus thereof

Also Published As

Publication number Publication date
US20050190301A1 (en) 2005-09-01
US7321401B2 (en) 2008-01-22
EP1011264A4 (en) 2001-03-21
JPH1146312A (en) 1999-02-16
CA2297957C (en) 2005-05-17
TW401683B (en) 2000-08-11
DE69835890D1 (en) 2006-10-26
AU742007B2 (en) 2001-12-13
KR20010022230A (en) 2001-03-15
DE69835890T2 (en) 2007-02-15
JP3697844B2 (en) 2005-09-21
AU8357998A (en) 1999-02-16
EP1011264B1 (en) 2006-09-13
WO1999005855A1 (en) 1999-02-04
CA2297957A1 (en) 1999-02-04
RU2216118C2 (en) 2003-11-10
ES2272002T3 (en) 2007-04-16
KR100538765B1 (en) 2005-12-26

Similar Documents

Publication Publication Date Title
US7321401B2 (en) Contour emphasizing circuit
US5119084A (en) Liquid crystal display apparatus
EP0951777B1 (en) Method and apparatus for scaling and reducing flicker with dynamic coefficient weighting
EP0651577B1 (en) Digital television system
EP0911795A2 (en) Liquid crystal display panel driving device and method
US4833537A (en) Noise reduction circuit for video signal having suitable nonlinear processing character
US5570461A (en) Image processing using information of one frame in binarizing a succeeding frame
US6980258B1 (en) Method and circuit for emphasizing contour
CA2291263C (en) Contour emphasizing circuit
KR100936168B1 (en) Method and device for processing video pictures
CA1233241A (en) Vertical detail enhancer for a video display system
US5367343A (en) Motion enhanced compressed video system
US6154258A (en) Method and device for detecting flickers in television pictures
EP0762330A3 (en) Apparatus for processing mixed YUV and color palettized video signals
AU701010B2 (en) An error variance circuit
JP2536403B2 (en) Liquid crystal drive
EP0528366A2 (en) Method and circuit arrangement for movement detection in a television picture
JP2003208140A (en) Liquid crystal display device
JP3903772B2 (en) Image processing device
US5247362A (en) Adaptive noise reduction apparatus using motion detection signal
JP2940264B2 (en) Television receiver
JPH0923357A (en) Noise reduction device
JPH02153688A (en) Liquid crystal driving device
JP2570272B2 (en) Digital contour enhancement circuit
JP2001218170A (en) Scanning conversion circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20000215

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE ES FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 20010206

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE ES FR GB IT NL

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20060913

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69835890

Country of ref document: DE

Date of ref document: 20061026

Kind code of ref document: P

ET Fr: translation filed
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2272002

Country of ref document: ES

Kind code of ref document: T3

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20070614

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

NLS Nl: assignments of ep-patents

Owner name: CANON KABUSHIKI KAISHA

Effective date: 20080911

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

REG Reference to a national code

Ref country code: ES

Ref legal event code: PC2A

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20100615

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20100715

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20100719

Year of fee payment: 13

Ref country code: FR

Payment date: 20100806

Year of fee payment: 13

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20120201

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20120330

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120201

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110724

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20130417

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110725

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20140731

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20140724

Year of fee payment: 17

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69835890

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150724

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160202

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150724