EP0986100B1 - Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof - Google Patents
Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof Download PDFInfo
- Publication number
- EP0986100B1 EP0986100B1 EP98830645A EP98830645A EP0986100B1 EP 0986100 B1 EP0986100 B1 EP 0986100B1 EP 98830645 A EP98830645 A EP 98830645A EP 98830645 A EP98830645 A EP 98830645A EP 0986100 B1 EP0986100 B1 EP 0986100B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- regions
- gate
- forming
- areas
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 title claims description 42
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 239000011159 matrix material Substances 0.000 claims description 27
- 239000000758 substrate Substances 0.000 claims description 22
- 238000000034 method Methods 0.000 claims description 20
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 19
- 229910021332 silicide Inorganic materials 0.000 claims description 17
- 125000006850 spacer group Chemical group 0.000 claims description 14
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910021341 titanium silicide Inorganic materials 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- RJCRUVXAWQRZKQ-UHFFFAOYSA-N oxosilicon;silicon Chemical compound [Si].[Si]=O RJCRUVXAWQRZKQ-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
Definitions
- the present invention relates to a method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions.
- EEPROM-type non-volatile memories In advanced processes (gate lengths of 0.35 ⁇ m or less), the need has recently arisen to integrate EEPROM-type non-volatile memories in high-speed devices that use the technique of saliciding the diffusions. As known, this technique is based on the use of a layer of self-aligned silicide ("salicide" from “Self-Aligned Silicide”), which reduces the resistivity of the junctions.
- the layer of salicide (which typically comprises titanium, but can also be cobalt or another transition metal) is formed by depositing a titanium layer on the entire surface of the device, and performing a heat treatment that makes the titanium react with the silicon, which is left bare on the junctions and the gate regions, such as to form titanium silicide.
- the non-reacted titanium for example that deposited on oxide regions
- an appropriate solution which leaves the titanium silicide intact.
- both the gate regions and the junctions have in parallel a silicide layer with low resistivity (approximately 3-4 ⁇ /square), which reduces the series resistance at the transistors.
- the salicide technique is described for example in the article " Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor and complementary metal-oxide-semiconductor technologies" by R.A. Haken, in J. Vac. Sci. Technol. B, vol 3, No. 6, Nov/Dec 1985 .
- the high voltages necessary for programming non-volatile memories are however incompatible with saliciding the memory cells diffusions, since the breakdown voltage of the salicided junctions is lower than 13 V.
- Process flows are thus being designed which permit integration of non-volatile memory cells and high-speed transistors with saliciding; however this integration is made difficult by the fact that these components have different characteristics, and require different process steps.
- EP-A-0 811 983 discloses a method for manufacturing flash memory cells and circuitry transistors having all silicided junctions and gate regions.
- Patent Abstract of Japan vol. 098, no. 002,30, January 1998 and JP 09283643 disclose a MISFET memory device having all the conductions regions covered by a silicide layer.
- An object of the invention is thus to provide a method for manufacturing of non-volatile cells and high-speed transistors, with a small number of masks, which is simple, and has the lowest possible costs.
- a method for manufacturing of electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions, as defined in claim 1.
- the invention also relates to an electronic device as defined in claim 7.
- the following description relates to an example manufacturing LV (low voltage and high speed) and HV (high voltage) NMOS transistors, LV and HV PMOS transistors, and EEPROM memory cells, comprising a selection transistor and a memory transistor.
- LV low voltage and high speed
- HV high voltage
- NMOS transistors low voltage and high speed
- HV high voltage
- EEPROM memory cells comprising a selection transistor and a memory transistor.
- the drawings show only the steps relative to NMOS transistors, and the steps relative to PMOS transistors are described in words alone.
- the EEPROM memory cells form a memory matrix, and are formed in a part of the wafer called hereinafter as matrix zone 15.
- a wafer 1, formed from a monocrystalline silicon substrate 2, here of P-type, has been subjected to the steps of defining the active areas.
- an active area mask 4 made of non-oxidisable material typically including a double layer of silicon oxide and silicon nitride, defined using resist
- wafer 1 has been subjected to thermal oxidation; consequently, on the parts of the substrate 2 which are not covered by the active area mask 4, thick oxide (field oxide) layers 5 have been grown, delimiting between one another substrate active areas designed to accommodate various components of the device to be formed.
- figure 1 shows three active areas, an active LV area 6, designed to accommodate an LV NMOS transistor, an active HV area 7, designed to accommodate an HV NMOS transistor, and an active matrix area 8, designed to accommodate EEPROM memory cells.
- active matrix area 8 defines a grid, of which figure 2 shows in full only the part relative to a cell, indicated at 9, which has substantially the shape of a "T" rotated by 90°, and comprises a leg 9a (far from active HV area 7) and a cross-piece 9b.
- Leg 9a is adjacent, and electrically connected to respective legs 9a of other cells arranged above and below the cell shown, and of which only parts are shown; in addition, the leg 9a is connected to a leg of an adjacent cell to the right (not shown), which has a structure which is symmetrical relative to that shown.
- the legs 9a are designed to accommodate source regions of the memory transistors; the end of cross-pieces 9b are designed to accommodate drain regions of the selection transistors and gate regions of the cells must be formed on the cross-pieces 9b. Further active areas are generally formed to accommodate LV or HV PMOS transistors, not shown in the drawings.
- active area mask 4 is removed, the free surface 3 of the substrate is oxidized to form a sacrificial oxide layer 10, and masked implanting of doping ion species of N-type is carried out, to form N-HV regions (not shown) for HV PMOS transistors; then, using an HV P-well resist mask 11 which covers the entire surface of the wafer 1, except HV active area 7 and matrix area 8, implanting of doping ionic species of P-type is carried out, as shown schematically in figure 3 by arrows 12. Then P-HV regions 13 of P-type for high-voltage transistors, and a P-matrix region 14, also of P-type, for cells, is formed in the substrate 2, as shown in figure 3 .
- P-HV region 13 and P-matrix region 14 reproduce exactly the shape of the respective HV active area 7 and matrix area 8, and thus, each cell comprises legs 14a (corresponding to legs 9a of the active areas of cell 9, see figure 10 ), and cross-pieces 14b ( figure 10 , corresponding to the cross-pieces 9b).
- HV P-well mask 11 After HV P-well mask 11 has been removed, masked implanting of doping ionic species of N-type is carried out, to form N-LV regions (not shown) for LV PMOS transistors; then, using an LV P-well resist mask 17 that covers the entire surface of the wafer 1, except LV active areas 6, doping ionic species of P-type are implanted, as shown schematically in figure 4 by arrows 18.
- P-LV regions 19 of P-type for LV NMOS transistors are then formed in substrate 2, as shown in figure 4 . Thereby, P-HV regions 13 and P-LV regions 19 are separated from one another, and their electrical characteristics can be optimised to the required electrical characteristics.
- a capacitor mask 20 is formed, which covers the entire surface of the wafer 1, except strips perpendicular to the cross-pieces 14b.
- Doping species of N-type for example phosphorous
- continuity regions 22, of N-type are thus formed, as necessary for electrical continuity between each selection transistor and the respective memory transistor of each cell. The structure of figure 5 is thus obtained.
- wafer 1 is subjected to annealing, sacrificial layer 10 is removed, and matrix oxidation is carried out, leading to a matrix oxide layer 25 forming on the surface of all the regions 13, 14 and 19. Then, using a matrix oxide mask 24, shown in cross-section in figure 6 , and from above in figure 7 , the matrix oxide layer is removed everywhere except from below the matrix oxide mask 24, forming a region 25b ( figure 8 ) arranged partially above the continuity region 22 and partially covering the leg 9a; after matrix oxide mask 24 has been removed, wafer 1 is oxidised again, forming a tunnel oxide region 26 on the entire surface of the active areas. The structure in figure 8 is thus obtained.
- a first polycrystalline silicon layer (polyl layer) 27 is then deposited and suitably doped; an interpoly dielectric layer 31 is then formed, for example comprising a triple layer of ONO (silicon oxide-silicon nitride-silicon oxide), as shown in figure 9 .
- ONO silicon oxide-silicon nitride-silicon oxide
- a floating gate mask 30, shown in figure 10 is then formed, then dielectric layer 31, polyl layer 27, and tunnel oxide layer 26 are removed from everywhere except where floating gate regions of the memory transistors are to be formed, as indicated at 27b in figure 11 ; consequently, of tunnel oxide layer 26 only a tunnel region 26b is left, which is adjacent to an edge of floating gate region 27b of the memory transistor.
- an HV oxidation step is carried out, forming an HV gate oxide layer 34 on the entire free surface of substrate 2, and in particular on regions P-LV 19 and P-HV 13 ( figure 12 ). Oxide portions 34 are also formed laterally to the floating gate region 27b of the memory transistor, as shown in figure 12 . Subsequently, using an HV resist oxide mask 35, which covers regions P-HV 13 and matrix zone 15, HV gate oxide layer 34 is removed from above regions P-LV 19 ( figure 13 ).
- an LV oxidation step is carried out, forming an LV gate oxide layer 36 on regions P-LV 19; in addition, the thickness of HV gate oxide layer 34 on P-HV regions 13 increases, providing the intermediate structure of figure 14 .
- An LV gate mask 44 is then formed, which covers regions N-HV (not shown), regions P-HV 13, and matrix zone 15, except where cell source regions and cell drain regions are to be formed, such as to define both sides of the control gate regions of the memory transistors, and one side (facing the respective memory transistor) of gate regions of selection transistors.
- LV gate mask 44 covers poly2 layer on regions P-LV 19, where gate regions of LV NMOS and PMOS transistors are to be defined, as shown in figures 16 and 17 , and N-LV regions (not shown), where gate regions of LV PMOS transistors are to be defined.
- the exposed portions of poly2 layer 43 are then removed, providing the intermediate structure of figure 16 , wherein the remaining portions of poly2 on regions P-LV 19 form gate regions 43a of LV NMOS transistors, and the remaining portions of poly2 on P-matrix regions 14 form control gate regions 43b of the memory transistors.
- the layers on regions P-HV 13 are protected, as are the layers on regions N-HV (not shown); consequently, the method described provides separate definition of the gate regions of the LV transistors and the HV transistors.
- wafer 1 is subjected to oxidation, such that an oxide layer 46 grows on the exposed portions of the poly2 layer.
- a resist mask not shown, which covers regions N-LV and N-HV
- doping ionic species of N-type LDDN implanting
- LDD regions 48 of N-type are then formed; and at the sides of gate region 27b (inside P-matrix region 14), first cell source regions 49 of N-type, and drain regions 50 of N-type, also defining source regions of selection transistors, are formed; in addition, poly2 layer 43 is suitably doped.
- the structure of figure 18 is thus obtained.
- a dielectric layer for example TEOS-TetraEthylOrthoSilicate
- the TEOS layer is subjected to anisotropic etching and is removed completely from the horizontal portions, remaining only at the sides of the gate regions 43a (where it forms spacers 52, figure 19 ), on the side of the floating gate region 27b and control gate region 43b of the memory transistors which does not face the respective selection transistor (on the source region 49, where it forms spacers 53a), on the side of the floating gate region 27b and the control gate region 43b of the memory transistors which faces the respective selection transistor (on the drain region 50, where it forms spacers 53b, as well as on the side already defined of the poly2 layer 43, which is designed to form the gate region of the selection transistors (where it forms spacers 53c).
- TEOS-TetraEthylOrthoSilicate is then deposited on the entire surface of wafer 1; then, in known manner, the TEOS layer is subjected to anisotropic
- the spacers 53b and 53c on each drain region 50 are connected to one another, forming a single region which protects the drain region 50 beneath.
- spacers are not formed above field oxide regions 5, since the edges of the latter are birds beak-shaped (formed in known manner, not shown for simplicity); in addition, no spacers are formed above regions P-HV 13, and corresponding regions N-HV, since the gate regions of the HV transistors are not yet defined.
- the oxide layer 46 is also removed in this step.
- LV-NMOS source and drain regions 55 of N+-type are then formed in regions P-LV 19, self-aligned with spacers 52, and second cell source regions 56 of N+-type are formed self-aligned with spacers 53 in P-matrix region 14.
- LV-NMOS source and drain regions 55 are more highly doped than LDD regions 48, and second source regions 56 are more highly doped than first cell source regions 49.
- poly2 layer 43 and gate regions 43a are N-doped, while covering the zones where HV and LV PMOS transistors are to be formed. Thus the structure of figure 19 is obtained.
- a dielectric layer is deposited and defined through a respective mask, in a not shown manner.
- the exposed poly2 layer is then salicised.
- Saliciding carried out in known manner, as already described, causes the formation of titanium silicide regions above the source and drain regions of the LV NMOS and PMOS transistors (silicide regions 57a1 above LV-NMOS source and drain regions 55, and similar regions for LV PMOS transistors), above the gate regions of LV NMOS and PMOS transistors (silicide regions 57a2 above gate regions 43a for LV NMOS transistors, and similar regions for LV PMOS transistors), above second cell source regions 56 (silicide regions 57b1), above control gate regions 43b of memory transistors (salicide regions 57b2) and the regions where gate regions of selection transistors and of HV NMOS and similar HV PMOS transistors are to be formed, as shown in figure 20 .
- an HV gate mask 60 is formed, which covers the entire surface of wafer 1, except the active areas where high voltage transistors are to be formed (P-HV regions 13, for HV NMOS), and a portion of P-matrix region 14 designed to form the source of the selection transistor; in particular, mask 60 covers the zones where to form the gate regions of high voltage transistors and the side of the gate regions of selection transistors not facing the respective memory transistor (in this respect see also figure 22 , which shows HV gate mask 60 from above). The portions of silicide layer 57 and poly2 layer 43b not covered by the HV gate mask 60 are then etched.
- FIG. 21 the structure of figure 21 is obtained, wherein the gate region of the memory transistor is indicated at 43c, and the gate region of HV NMOS transistor is indicated at 43d; the respective portions of salicide are indicated at 57c and 57d.
- definition of regions 43c and 43d takes place after saliciding, and causes removal of the salicide (together with poly2 layer 43), on the high voltage junctions on which silicide must not be present.
- an NHV mask 62 is formed, which covers N-LV and N-HV regions (not shown), and P-LV regions 19.
- doping ionic species of N-type are implanted, as shown schematically in figure 23 by arrows 63.
- P-HV regions 13 at both sides of HV gate regions 43d, HV-NMOS source and drain regions 64 of N-type are thus formed, which are less doped than LV-NMOS source and drain regions 55; simultaneously, in P-matrix region 14, selection transistor source regions 65a are formed, on one side, self-aligned with gate region 43c of selection transistors.
- Selection transistor source regions 65a (as well as HV-NMOS source and drain regions 64) have a doping level lower than LV-NMOS source and drain regions 55, and than second cell source regions 56, and thus they have a higher breakdown voltage, as well as greater resistivity.
- HV mask 62 After NHV mask 62 has been removed, similar masked implanting is carried out for source and drain regions of HV PMOS transistors (which are not shown); a protective dielectric layer 66 is then deposited, providing the structure of figure 24 , showing an LV NMOS transistor 70, an HV NMOS transistor 71, and an EEPROM cell 72, including a selection transistor 73 and a memory transistor 74.
- the final steps then follow, including forming the contacts and the electrical interconnection lines, depositing a passivation layer etc.
- EEPROM cells 72 have selection transistor source regions 65 which are not salicided, thus have high breakdown voltages, and are obtained independently of the respective drain regions (regions 50); second source regions 56 of the memory transistors 74 (forming source lines), which are salicided, and have a different doping from selection source regions 65; control gate lines 43b for the memory transistors 74, and gate regions 43c for the selection transistors 73 with low resistivity; in addition gate regions of selection transistors 73 are obtained entirely from the second polycrystalline silicon layer 43. Furthermore, the cell as a whole is fully non-self-aligned.
- LV (NMOS and PMOS) transistors have a high-speed LDD structure with a dual gate (gate region 43a doped with doping ionic species of the same type as source and drain regions 48, 55); with salicided source and drain regions 55 and gate region 43a.
- HV (NMOS and PMOS) transistors have a dual gate and drain extension structure, wherein only the gate region 43d is salicided.
- the described method thus simultaneously form LV, HV and memory components that have very different characteristics, optimising the necessary number of steps, and using altogether a low number of masks.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Description
- The present invention relates to a method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions.
- In advanced processes (gate lengths of 0.35 µm or less), the need has recently arisen to integrate EEPROM-type non-volatile memories in high-speed devices that use the technique of saliciding the diffusions. As known, this technique is based on the use of a layer of self-aligned silicide ("salicide" from "Self-Aligned Silicide"), which reduces the resistivity of the junctions. The layer of salicide (which typically comprises titanium, but can also be cobalt or another transition metal) is formed by depositing a titanium layer on the entire surface of the device, and performing a heat treatment that makes the titanium react with the silicon, which is left bare on the junctions and the gate regions, such as to form titanium silicide. Subsequently, the non-reacted titanium (for example that deposited on oxide regions), is removed by etching with an appropriate solution, which leaves the titanium silicide intact. Thereby, both the gate regions and the junctions have in parallel a silicide layer with low resistivity (approximately 3-4 Ω/square), which reduces the series resistance at the transistors. The salicide technique is described for example in the article "Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor and complementary metal-oxide-semiconductor technologies" by R.A. Haken, in J. Vac. Sci. Technol. B, .
- The high voltages necessary for programming non-volatile memories (higher than 16 V) are however incompatible with saliciding the memory cells diffusions, since the breakdown voltage of the salicided junctions is lower than 13 V.
- Process flows are thus being designed which permit integration of non-volatile memory cells and high-speed transistors with saliciding; however this integration is made difficult by the fact that these components have different characteristics, and require different process steps.
-
EP-A-0 811 983 discloses a method for manufacturing flash memory cells and circuitry transistors having all silicided junctions and gate regions. - Patent Abstract of Japan vol. 098, no. 002,30, January 1998 and
JP 09283643 - An object of the invention is thus to provide a method for manufacturing of non-volatile cells and high-speed transistors, with a small number of masks, which is simple, and has the lowest possible costs.
- According to the present invention, a method is provided for manufacturing of electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions, as defined in
claim 1. The invention also relates to an electronic device as defined inclaim 7. - To assist understanding of the present invention, a preferred embodiment is now described, purely by way of non-limiting example, with reference to the attached drawings, in which:
-
figure 1 shows a cross-section through a silicon wafer, in a first step of the manufacturing method according to the invention; -
figure 2 shows a top view of the wafer offigure 1 ; -
figures 3-6 show cross-sections similar tofigure 1 , in successive manufacturing steps; -
figure 7 shows a top view of the wafer offigure 6 ; -
figures 8-9 show cross-sections similar tofigure 6 , in successive manufacturing steps; -
figure 10 shows a top view of the wafer offigure 9 ; -
figures 11-16 show cross-sections similar tofigure 9 , in successive manufacturing steps; -
figure 17 shows a top view of the wafer offigure 16 ; -
figures 18-21 show cross-sections similar tofigure 16 , in successive manufacturing steps; -
figure 22 shows a top view of the wafer offigure 21 ; and -
figures 23-24 show cross-sections similar tofigure 21 , in successive manufacturing steps. - The following description relates to an example manufacturing LV (low voltage and high speed) and HV (high voltage) NMOS transistors, LV and HV PMOS transistors, and EEPROM memory cells, comprising a selection transistor and a memory transistor. In particular, in view of the duality in manufacturing NMOS and PMOS transistors, the drawings show only the steps relative to NMOS transistors, and the steps relative to PMOS transistors are described in words alone. The EEPROM memory cells form a memory matrix, and are formed in a part of the wafer called hereinafter as
matrix zone 15. - In
figure 1 , awafer 1, formed from amonocrystalline silicon substrate 2, here of P-type, has been subjected to the steps of defining the active areas. In detail, with thesurface 3 of thesubstrate 2 covered by anactive area mask 4 made of non-oxidisable material (typically including a double layer of silicon oxide and silicon nitride, defined using resist),wafer 1 has been subjected to thermal oxidation; consequently, on the parts of thesubstrate 2 which are not covered by theactive area mask 4, thick oxide (field oxide)layers 5 have been grown, delimiting between one another substrate active areas designed to accommodate various components of the device to be formed. In particular,figure 1 shows three active areas, anactive LV area 6, designed to accommodate an LV NMOS transistor, anactive HV area 7, designed to accommodate an HV NMOS transistor, and an active matrix area 8, designed to accommodate EEPROM memory cells. - In detail, and in known manner, active matrix area 8 defines a grid, of which
figure 2 shows in full only the part relative to a cell, indicated at 9, which has substantially the shape of a "T" rotated by 90°, and comprises aleg 9a (far from active HV area 7) and across-piece 9b.Leg 9a is adjacent, and electrically connected torespective legs 9a of other cells arranged above and below the cell shown, and of which only parts are shown; in addition, theleg 9a is connected to a leg of an adjacent cell to the right (not shown), which has a structure which is symmetrical relative to that shown. Thelegs 9a are designed to accommodate source regions of the memory transistors; the end ofcross-pieces 9b are designed to accommodate drain regions of the selection transistors and gate regions of the cells must be formed on thecross-pieces 9b. Further active areas are generally formed to accommodate LV or HV PMOS transistors, not shown in the drawings. - Subsequently
active area mask 4 is removed, thefree surface 3 of the substrate is oxidized to form asacrificial oxide layer 10, and masked implanting of doping ion species of N-type is carried out, to form N-HV regions (not shown) for HV PMOS transistors; then, using an HV P-well resist mask 11 which covers the entire surface of thewafer 1, except HVactive area 7 and matrix area 8, implanting of doping ionic species of P-type is carried out, as shown schematically infigure 3 byarrows 12. Then P-HV regions 13 of P-type for high-voltage transistors, and a P-matrix region 14, also of P-type, for cells, is formed in thesubstrate 2, as shown infigure 3 . P-HV region 13 and P-matrix region 14 reproduce exactly the shape of the respective HVactive area 7 and matrix area 8, and thus, each cell compriseslegs 14a (corresponding tolegs 9a of the active areas ofcell 9, seefigure 10 ), andcross-pieces 14b (figure 10 , corresponding to thecross-pieces 9b). - After HV P-
well mask 11 has been removed, masked implanting of doping ionic species of N-type is carried out, to form N-LV regions (not shown) for LV PMOS transistors; then, using an LV P-well resist mask 17 that covers the entire surface of thewafer 1, except LVactive areas 6, doping ionic species of P-type are implanted, as shown schematically infigure 4 byarrows 18. P-LV regions 19 of P-type for LV NMOS transistors are then formed insubstrate 2, as shown infigure 4 . Thereby, P-HV regions 13 and P-LV regions 19 are separated from one another, and their electrical characteristics can be optimised to the required electrical characteristics. - After LV P-
well mask 17 has been removed, acapacitor mask 20 is formed, which covers the entire surface of thewafer 1, except strips perpendicular to thecross-pieces 14b. Doping species of N-type (for example phosphorous) are then implanted, as shown schematically infigure 5 byarrows 21. In thecross-pieces 14b continuity regions 22, of N-type, are thus formed, as necessary for electrical continuity between each selection transistor and the respective memory transistor of each cell. The structure offigure 5 is thus obtained. - After
capacitor mask 20 has been removed,wafer 1 is subjected to annealing,sacrificial layer 10 is removed, and matrix oxidation is carried out, leading to amatrix oxide layer 25 forming on the surface of all theregions matrix oxide mask 24, shown in cross-section infigure 6 , and from above infigure 7 , the matrix oxide layer is removed everywhere except from below thematrix oxide mask 24, forming aregion 25b (figure 8 ) arranged partially above thecontinuity region 22 and partially covering theleg 9a; aftermatrix oxide mask 24 has been removed,wafer 1 is oxidised again, forming atunnel oxide region 26 on the entire surface of the active areas. The structure infigure 8 is thus obtained. - A first polycrystalline silicon layer (polyl layer) 27 is then deposited and suitably doped; an interpoly
dielectric layer 31 is then formed, for example comprising a triple layer of ONO (silicon oxide-silicon nitride-silicon oxide), as shown infigure 9 . - A
floating gate mask 30, shown infigure 10 , is then formed, thendielectric layer 31,polyl layer 27, andtunnel oxide layer 26 are removed from everywhere except where floating gate regions of the memory transistors are to be formed, as indicated at 27b infigure 11 ; consequently, oftunnel oxide layer 26 only atunnel region 26b is left, which is adjacent to an edge offloating gate region 27b of the memory transistor. - After floating
gate mask 30 has been removed, an HV oxidation step is carried out, forming an HVgate oxide layer 34 on the entire free surface ofsubstrate 2, and in particular on regions P-LV 19 and P-HV 13 (figure 12 ).Oxide portions 34 are also formed laterally to thefloating gate region 27b of the memory transistor, as shown infigure 12 . Subsequently, using an HVresist oxide mask 35, which covers regions P-HV 13 andmatrix zone 15, HVgate oxide layer 34 is removed from above regions P-LV 19 (figure 13 ). - After
HV oxide mask 35 has been removed, an LV oxidation step is carried out, forming an LVgate oxide layer 36 on regions P-LV 19; in addition, the thickness of HVgate oxide layer 34 on P-HV regions 13 increases, providing the intermediate structure offigure 14 . - A second polycrystalline layer (poly2 layer 43) then is deposited and doped, as shown in
figure 15 . AnLV gate mask 44 is then formed, which covers regions N-HV (not shown), regions P-HV 13, andmatrix zone 15, except where cell source regions and cell drain regions are to be formed, such as to define both sides of the control gate regions of the memory transistors, and one side (facing the respective memory transistor) of gate regions of selection transistors. In addition,LV gate mask 44 covers poly2 layer on regions P-LV 19, where gate regions of LV NMOS and PMOS transistors are to be defined, as shown infigures 16 and17 , and N-LV regions (not shown), where gate regions of LV PMOS transistors are to be defined. The exposed portions ofpoly2 layer 43 are then removed, providing the intermediate structure offigure 16 , wherein the remaining portions of poly2 on regions P-LV 19form gate regions 43a of LV NMOS transistors, and the remaining portions of poly2 on P-matrix regions 14 formcontrol gate regions 43b of the memory transistors. As is known, while defining the gate regions of LV transistors, the layers on regions P-HV 13 are protected, as are the layers on regions N-HV (not shown); consequently, the method described provides separate definition of the gate regions of the LV transistors and the HV transistors. - After
LV gate mask 44 has been removed,wafer 1 is subjected to oxidation, such that anoxide layer 46 grows on the exposed portions of the poly2 layer. Using a resist mask, not shown, which covers regions N-LV and N-HV, doping ionic species of N-type (LDDN implanting) are implanted, as schematised byarrows 47 infigure 18 . At the sides ofgate regions 43a (inside regions P-LV 19),LDD regions 48 of N-type are then formed; and at the sides ofgate region 27b (inside P-matrix region 14), firstcell source regions 49 of N-type, and drainregions 50 of N-type, also defining source regions of selection transistors, are formed; in addition,poly2 layer 43 is suitably doped. The structure offigure 18 is thus obtained. - After the resist mask, not shown, has been removed, masked implanting of doping ionic species of P-type is carried out; in particular, during this step, regions P-
HV 13 and P-LV 19, as well asmatrix zone 15 are covered, whereas in regions N-LV, LDD regions of P-type (not shown) are formed. A dielectric layer (for example TEOS-TetraEthylOrthoSilicate) is then deposited on the entire surface ofwafer 1; then, in known manner, the TEOS layer is subjected to anisotropic etching and is removed completely from the horizontal portions, remaining only at the sides of thegate regions 43a (where it formsspacers 52,figure 19 ), on the side of the floatinggate region 27b andcontrol gate region 43b of the memory transistors which does not face the respective selection transistor (on thesource region 49, where it formsspacers 53a), on the side of the floatinggate region 27b and thecontrol gate region 43b of the memory transistors which faces the respective selection transistor (on thedrain region 50, where it formsspacers 53b, as well as on the side already defined of thepoly2 layer 43, which is designed to form the gate region of the selection transistors (where it formsspacers 53c). In particular, thespacers drain region 50 are connected to one another, forming a single region which protects thedrain region 50 beneath. On the other hand, spacers are not formed abovefield oxide regions 5, since the edges of the latter are birds beak-shaped (formed in known manner, not shown for simplicity); in addition, no spacers are formed above regions P-HV 13, and corresponding regions N-HV, since the gate regions of the HV transistors are not yet defined. Theoxide layer 46 is also removed in this step. - Subsequently, using a resist mask, not shown, which covers regions N-LV and N-HV, doping ionic species of N-type are implanted, as schematically shown in
figure 19 byarrows 54. LV-NMOS source and drainregions 55 of N+-type are then formed in regions P-LV 19, self-aligned withspacers 52, and secondcell source regions 56 of N+-type are formed self-aligned with spacers 53 in P-matrix region 14. LV-NMOS source and drainregions 55 are more highly doped thanLDD regions 48, andsecond source regions 56 are more highly doped than firstcell source regions 49. In addition,poly2 layer 43 andgate regions 43a are N-doped, while covering the zones where HV and LV PMOS transistors are to be formed. Thus the structure offigure 19 is obtained. - After resist mask (not shown) has been removed, analogously doping ionic species of P-type are masked implanted, to form respective source and drain regions in regions of N-LV tupe (not shown), and for P-type doping of
poly2 layer 43 above N-LV and N-HV regions. In this step, P-LV, P-HV and P-matrix regions are fully covered. - Subsequently, if zener diodes, low-doping precision resistors, and/or transistors of N- and P-type with non-salicided junctions are to be provided, a dielectric layer is deposited and defined through a respective mask, in a not shown manner.
- The exposed poly2 layer is then salicised. Saliciding, carried out in known manner, as already described, causes the formation of titanium silicide regions above the source and drain regions of the LV NMOS and PMOS transistors (silicide regions 57a1 above LV-NMOS source and drain
regions 55, and similar regions for LV PMOS transistors), above the gate regions of LV NMOS and PMOS transistors (silicide regions 57a2 abovegate regions 43a for LV NMOS transistors, and similar regions for LV PMOS transistors), above second cell source regions 56 (silicide regions 57b1), abovecontrol gate regions 43b of memory transistors (salicide regions 57b2) and the regions where gate regions of selection transistors and of HV NMOS and similar HV PMOS transistors are to be formed, as shown infigure 20 . - Subsequently, an
HV gate mask 60 is formed, which covers the entire surface ofwafer 1, except the active areas where high voltage transistors are to be formed (P-HV regions 13, for HV NMOS), and a portion of P-matrix region 14 designed to form the source of the selection transistor; in particular,mask 60 covers the zones where to form the gate regions of high voltage transistors and the side of the gate regions of selection transistors not facing the respective memory transistor (in this respect see alsofigure 22 , which showsHV gate mask 60 from above). The portions ofsilicide layer 57 andpoly2 layer 43b not covered by theHV gate mask 60 are then etched. Thus, the structure offigure 21 is obtained, wherein the gate region of the memory transistor is indicated at 43c, and the gate region of HV NMOS transistor is indicated at 43d; the respective portions of salicide are indicated at 57c and 57d. In practice, definition ofregions - After
HV gate mask 60 has been removed, anNHV mask 62 is formed, which covers N-LV and N-HV regions (not shown), and P-LV regions 19. UsingNHV mask 62, doping ionic species of N-type are implanted, as shown schematically infigure 23 byarrows 63. In P-HV regions 13, at both sides ofHV gate regions 43d, HV-NMOS source and drainregions 64 of N-type are thus formed, which are less doped than LV-NMOS source and drainregions 55; simultaneously, in P-matrix region 14, selectiontransistor source regions 65a are formed, on one side, self-aligned withgate region 43c of selection transistors. Selectiontransistor source regions 65a (as well as HV-NMOS source and drain regions 64) have a doping level lower than LV-NMOS source and drainregions 55, and than secondcell source regions 56, and thus they have a higher breakdown voltage, as well as greater resistivity. - After
NHV mask 62 has been removed, similar masked implanting is carried out for source and drain regions of HV PMOS transistors (which are not shown); aprotective dielectric layer 66 is then deposited, providing the structure offigure 24 , showing anLV NMOS transistor 70, anHV NMOS transistor 71, and anEEPROM cell 72, including aselection transistor 73 and amemory transistor 74. The final steps then follow, including forming the contacts and the electrical interconnection lines, depositing a passivation layer etc. - Thus, in the final device,
EEPROM cells 72 have selection transistor source regions 65 which are not salicided, thus have high breakdown voltages, and are obtained independently of the respective drain regions (regions 50);second source regions 56 of the memory transistors 74 (forming source lines), which are salicided, and have a different doping from selection source regions 65;control gate lines 43b for thememory transistors 74, andgate regions 43c for theselection transistors 73 with low resistivity; in addition gate regions ofselection transistors 73 are obtained entirely from the secondpolycrystalline silicon layer 43. Furthermore, the cell as a whole is fully non-self-aligned. - LV (NMOS and PMOS) transistors have a high-speed LDD structure with a dual gate (
gate region 43a doped with doping ionic species of the same type as source and drainregions 48, 55); with salicided source and drainregions 55 andgate region 43a. - HV (NMOS and PMOS) transistors have a dual gate and drain extension structure, wherein only the
gate region 43d is salicided. - The described method thus simultaneously form LV, HV and memory components that have very different characteristics, optimising the necessary number of steps, and using altogether a low number of masks.
- Finally, it is apparent that many modifications and variants can be made to the method and the device described and illustrated here, all within the scope of the invention, as defined in the attached claims. In particular, the steps described of forming zener diodes and low-doping precision resistors, and N- and P-type transistors with non-salicided junctions, can be omitted if these components are not needed.
Claims (11)
- A method for manufacturing electronic devices, comprising EEPROM memory cells (72) including a selection transistor (73) and a memory transistor (74), and LV transistors (70) with salicided junctions, and HV transistors (71) characterised in that it comprises, in sequence, the steps of:- depositing a lower layer (27) of polycrystalline silicon;- forming a dielectric layer (31) on said lower layer;- defining said dielectric layer (31) on said lower layer;- defining said dielectric layer (31) and said lower layer (27) to form floating gate regions (27b) of said memory transistors (74);- depositing an upper layer (43) of polycrystalline silicon;- defining said upper layer, obtaining first cell gate regions (43b); LV gate regions (43a) and undefined portions (43), said first cell gate regions (43b) extending on said floating gate regions (27b) and being distinct from said LV gate regions (43a) and undefined portions (43);- forming first cell source regions (49 and 50) laterally to said first cell gate regions (43b);- forming LV source and drain regions (55), laterally to said LV gate regions;- forming a silicide layer (57a1, 57a2, 57), on said LV source and drain regions (55), on said LV gate regions (43a), and on said undefined portions (43); and- removing selective portions of said silicide layer (57) and of said undefined portions (43), thereby simultaneously forming HV gate regions (43d) and gate structures (43c) of said selection transistors (73).
- A method according to claim 1, characterised in that before said step of depositing an upper layer (43), the steps are carried out of:a) forming first gate oxide regions (26b, 25b) on first areas (14) of a substrate (2) of monocrystalline silicon;b) forming said floating gate regions (27b) on said first gate oxide regions;c) carrying out an HV oxidation so as to form an HV gate oxide layer (34) on the entire free surface of the substrate (2), thereby forming third gate oxide regions (34) on third areas (13) of said substrate and oxide portions (34) laterally to said floating gate regions (27b);d) removing said HV gate oxide layer (34) from above second areas (19) of said substrate using an HV resist oxide mask (35) and then carrying out an LV oxidation so as to form second gate oxide regions (36) on said second areas of said substrate, thereby also increasing the thickness of said third gate oxide regions (34) in said third areas (13) of said substrate;e) during said step of removing selective portions of said layer of silicide (57) and of said undefined portions (43), removing said layer of silicide (57) and said undefined portions (43) from above said first (14) and third (13) areas, thereby forming said HV gate regions (43d) on said third areas as well as said gate structures (43c) of said selection transistors (73) on said first areas; andf) forming HV source and drain regions (64) in said third areas (13), adjacent to said HV gate regions (43d), and selection source regions (65a) in said first areas (14), adjacent to said gate structures (43c) of said selection transistor.
- A method according to claim 2, characterised in that before said step a) of forming first gate oxide regions (26b, 25b), the step is carried out of forming continuity regions (22) in said first areas (14);
in that simultaneously with said step of forming LV source and drain regions (55), the step is carried out of forming a source region (56) of said memory transistor (74);
in that said step of forming first cell source regions (50) laterally to said cell gate regions (43b), comprises the step of forming first LV source and drain regions (48) and first cell source regions (49). - A method according to claim 3, characterised in that said step a) of forming first gate oxide regions (26b, 25b) comprises the steps of providing a matrix oxide layer (25) on the entire surface of said substrate (2); removing said matrix oxide layer from said first area, apart from matrix oxide portions (25b) arranged across said continuity regions (22); and growing a tunnel oxide layer (26), and in that said steps of forming floating gate regions and dielectric regions (31) comprise the steps of:g) depositing said lower layer of polycrystalline silicon on said tunnel oxide layer;h) during said step of defining said dielectric layer (31) and said lower layer (27) to form floating gate regions (27b) of said memory transistors (74), removing said tunnel oxide layer from above said first areas (14), thereby arranging said floating gate regions above the tunnel oxide portions (26b), as well as in part of said matrix oxide portions (25b) and of said continuity regions (22).
- A method according to claim 4, wherein said substrate (2) has a first conductivity type, characterised in that, before said step a), the steps are carried out of:first selectively implanting of doping ionic species of a second conductivity type in said first (14) areas of said substrate (2);second implanting, separate from first implanting, of doping ionic species of the second conductivity type in said second areas (19) of said substrate not overlaying said first and third areas; andthird implanting, separate from the first two, of doping ionic species of the second conductivity type in said third areas (13) of said substrate.
- A method according to claims 4 or 5, characterised in that after said step of defining said upper layer (43), and before said step of forming a silicide layer (57a1, 57a2, 57) the steps are carried out of:i) implanting doping ionic species forming said LV LDD regions (48) aligned with said LV gate regions (43a) in said second areas (19), and intermediate cell source regions (49, 50) in said first areas (14), aligned with said floating gate regions (27b); andj) forming first (52) and second (53) spacers laterally, to said LV gate regions (43a) and, respectively, to said floating gate regions (27b) and to said undefined regions (43) on said first areas (14);and in that said steps of forming LV source and drain regions (55) and source regions (56) of said memory transistor (74) are aligned with said first (52) and second (53) spacers.
- An electronic device comprising an EEPROM cell (72), including a selection transistor (73) and a memory transistor (74), formed inside and on a substrate (2) with a first conductivity type; said memory transistor (74) having a cell structure forming a control gate region (43b) and a floating gate region (27b), a first conductive region (56) formed in said substrate of semiconductor material with a second conductivity type on a first side of said cell structure, said first conductive region (56) being overlaid by a silicide region (57b1);
said selection transistor (73) having a structure comprising a selection gate region (43c), as well as a second (50) and a third conductive region (65a) with said second conductivity type, formed in said substrate (2), said selection gate region (43c) being adjacent and spaced apart from said floating gate region (27b), said third conductive region (65a) being arranged on a second side of said cell structure of said memory transistor;
characterised in that said first and third conductive regions (56, 65a) are offset with respect to said floating gate region (27b) of said memory transistor; said selection gate region (43c) being overlaid by a silicide region (57c); said second and third conductive regions (50, 65a) being non-silicided and overlaid by dielectric material (53b, 53c, 66) and a side of said control gate region (43b) facing said selection transistor (73) being non-aligned with respect to a side of said floating gate region (27b) facing said selection transistor (73). - A device according to claim 7, characterised in that it comprises a low voltage transistor (70) having silicided (57a1) source and drain regions (55).
- A device according to claim 7 or claim 8, characterised in that silicide regions (57c, 57b2) are arranged on said gate structure (43c) and on said control gate region (43b).
- A device according to claim 9, characterised in that said floating gate region (27b) has a first length; said control gate region (43b) has a second length shorter than said first length; in that spacer elements (53) extend on both sides of said cell structure of said memory transistor, and in that said first conductive region (56) is aligned with one of said spacer elements (53a).
- A device according to claim 10, characterised in that spacer elements (53c) extend on the mutually facing sides of said selection transistor (73) and said memory transistor (74), are connected to one another, thereby forming a single region overlying said second conductivity regions.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98830645A EP0986100B1 (en) | 1998-09-11 | 1998-10-23 | Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof |
US09/392,937 US6281077B1 (en) | 1998-09-11 | 1999-09-09 | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions |
US09/836,590 US6396101B2 (en) | 1998-09-11 | 2001-04-16 | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98830532 | 1998-09-11 | ||
EP98830532 | 1998-09-11 | ||
EP98830645A EP0986100B1 (en) | 1998-09-11 | 1998-10-23 | Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0986100A1 EP0986100A1 (en) | 2000-03-15 |
EP0986100B1 true EP0986100B1 (en) | 2010-05-19 |
Family
ID=26152167
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98830645A Expired - Lifetime EP0986100B1 (en) | 1998-09-11 | 1998-10-23 | Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US6281077B1 (en) |
EP (1) | EP0986100B1 (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0975022A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions |
KR20010102269A (en) * | 1999-12-21 | 2001-11-15 | 롤페스 요하네스 게라투스 알베르투스 | Non-volatile memory cells and periphery |
DE10110150A1 (en) | 2001-03-02 | 2002-09-19 | Infineon Technologies Ag | Method for producing metallic bit lines for memory cell arrays, method for producing memory cell arrays and memory cell array |
US6566194B1 (en) * | 2001-10-01 | 2003-05-20 | Advanced Micro Devices, Inc. | Salicided gate for virtual ground arrays |
US6908817B2 (en) * | 2002-10-09 | 2005-06-21 | Sandisk Corporation | Flash memory array with increased coupling between floating and control gates |
KR100460272B1 (en) * | 2003-02-27 | 2004-12-08 | 매그나칩 반도체 유한회사 | Method for fabricating of high voltage dual gate device |
US6803263B1 (en) * | 2003-04-22 | 2004-10-12 | Toppoly Optoelectronics Corp. | Method of fabricating TFT with self-aligned structure |
US6900097B2 (en) * | 2003-05-12 | 2005-05-31 | United Microelectronics Corp. | Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage |
US7105406B2 (en) * | 2003-06-20 | 2006-09-12 | Sandisk Corporation | Self aligned non-volatile memory cell and process for fabrication |
US7183153B2 (en) * | 2004-03-12 | 2007-02-27 | Sandisk Corporation | Method of manufacturing self aligned non-volatile memory cells |
US7482223B2 (en) * | 2004-12-22 | 2009-01-27 | Sandisk Corporation | Multi-thickness dielectric for semiconductor memory |
US7541240B2 (en) * | 2005-10-18 | 2009-06-02 | Sandisk Corporation | Integration process flow for flash devices with low gap fill aspect ratio |
KR100690924B1 (en) | 2005-12-21 | 2007-03-09 | 삼성전자주식회사 | Semiconductor integrated circuit device and fabrication method for the same |
JP2008192905A (en) * | 2007-02-06 | 2008-08-21 | Toshiba Corp | Stack gate-type nonvolatile semiconductor memory and its manufacturing method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0975020A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising HV transistors and LV transistors, with salicided junctions |
EP0975022A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56120166A (en) * | 1980-02-27 | 1981-09-21 | Hitachi Ltd | Semiconductor ic device and manufacture thereof |
US5273923A (en) * | 1991-10-09 | 1993-12-28 | Motorola, Inc. | Process for fabricating an EEPROM cell having a tunnel opening which overlaps field isolation regions |
JPH0823041A (en) * | 1994-07-08 | 1996-01-23 | Hitachi Ltd | Semiconductor integrated circuit device and manufacture thereof |
US5550072A (en) * | 1994-08-30 | 1996-08-27 | National Semiconductor Corporation | Method of fabrication of integrated circuit chip containing EEPROM and capacitor |
DE69528961T2 (en) * | 1995-03-09 | 2003-09-04 | St Microelectronics Srl | Method for manufacturing integrated circuits with high-voltage and low-voltage lateral DMOS power devices and non-volatile memory cells |
JPH09283643A (en) | 1996-04-19 | 1997-10-31 | Rohm Co Ltd | Semiconductor device and manufacture of semiconductor device |
EP0811983A1 (en) | 1996-06-06 | 1997-12-10 | STMicroelectronics S.r.l. | Flash memory cell, electronic device comprising such a cell, and relative fabrication method |
US5751631A (en) * | 1996-10-21 | 1998-05-12 | Liu; David K. Y. | Flash memory cell and a new method for sensing the content of the new memory cell |
US5861347A (en) * | 1997-07-03 | 1999-01-19 | Motorola Inc. | Method for forming a high voltage gate dielectric for use in integrated circuit |
US6023085A (en) * | 1997-12-18 | 2000-02-08 | Advanced Micro Devices, Inc. | Core cell structure and corresponding process for NAND-type high performance flash memory device |
US6159795A (en) * | 1998-07-02 | 2000-12-12 | Advanced Micro Devices, Inc. | Low voltage junction and high voltage junction optimization for flash memory |
US6074915A (en) * | 1998-08-17 | 2000-06-13 | Taiwan Semiconductor Manufacturing Company | Method of making embedded flash memory with salicide and sac structure |
US6177306B1 (en) * | 1998-11-13 | 2001-01-23 | United Microelectronics Corp. | Method for forming a silicide in a dynamic random access memory device |
US6174758B1 (en) * | 1999-03-03 | 2001-01-16 | Tower Semiconductor Ltd. | Semiconductor chip having fieldless array with salicide gates and methods for making same |
-
1998
- 1998-10-23 EP EP98830645A patent/EP0986100B1/en not_active Expired - Lifetime
-
1999
- 1999-09-09 US US09/392,937 patent/US6281077B1/en not_active Expired - Lifetime
-
2001
- 2001-04-16 US US09/836,590 patent/US6396101B2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0975020A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising HV transistors and LV transistors, with salicided junctions |
EP0975022A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions |
Also Published As
Publication number | Publication date |
---|---|
US6396101B2 (en) | 2002-05-28 |
US6281077B1 (en) | 2001-08-28 |
US20010021556A1 (en) | 2001-09-13 |
EP0986100A1 (en) | 2000-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6624015B2 (en) | Method for manufacturing electronic devices having non-volatile memory cells and LV transistors with salicided junctions | |
US6174758B1 (en) | Semiconductor chip having fieldless array with salicide gates and methods for making same | |
US6350652B1 (en) | Process for manufacturing nonvolatile memory cells with dimensional control of the floating gate regions | |
EP0986100B1 (en) | Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof | |
US6573130B1 (en) | Process for manufacturing electronic devices having non-salicidated non-volatile memory cells, non-salicidated HV transistors, and salicidated-junction LV transistors | |
EP0975020B1 (en) | Method for manufacturing electronic devices and corresponding devices comprising HV transistors and LV transistors with salicided junctions | |
EP0610643B1 (en) | EEPROM cell and peripheral MOS transistor | |
US7919367B2 (en) | Method to increase charge retention of non-volatile memory manufactured in a single-gate logic process | |
EP1014441B1 (en) | Method for manufacturing EEPROM with periphery | |
US6268633B1 (en) | Electronic structure comprising high and low voltage transistors, and a corresponding fabrication method | |
EP1107309B1 (en) | Manufacturing process for non-volatile floating gate memory cells and control circuitry | |
US6008093A (en) | Method of making a mask ROM | |
EP0969507B1 (en) | EEPROM memory cell manufacturing method | |
US6344386B1 (en) | Method for fabricating semiconductor device including memory cell region and CMOS logic region | |
EP1017088B1 (en) | Selective silicidation process in non-volatile semiconductor memory devices | |
US6933199B1 (en) | Method for integrating non-volatile memory with high-voltage and low-voltage logic in a salicide process | |
JPH07283322A (en) | Composite semiconductor element and its manufacture | |
EP1102319B1 (en) | Process for manufacturing electronic devices comprising high-voltage MOS and EEPROM transistors | |
EP1058299A1 (en) | Process for manufacturing electronic devices comprising nonvolatile memory cells with dimensional control of the floating gate regions | |
EP0730305A1 (en) | High voltage N-channel MOSFET in CMOS-type technology and relating manufacturing process | |
EP1058309A1 (en) | Process for manufacturing electronic devices comprising nonvolatile memory cells with dimensional control of the floating gate regions | |
EP0851495A1 (en) | N-Channel MOS transistor with NO LDD junction and corresponding manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20000906 |
|
AKX | Designation fees paid |
Free format text: DE FR GB IT |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 27/115 20060101ALI20100105BHEP Ipc: H01L 27/105 20060101ALI20100105BHEP Ipc: H01L 21/8247 20060101ALI20100105BHEP Ipc: H01L 21/8239 20060101AFI20100105BHEP |
|
RTI1 | Title (correction) |
Free format text: ELECTRONIC DEVICE COMPRISING EEPROM MEMORY CELLS, HV TRANSISTORS, AND LV TRANSISTORS WITH SILICIDED JUNCTIONS, AS WELL AS MANUFACTURING METHOD THEREOF |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: STMICROELECTRONICS SRL |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69841670 Country of ref document: DE Date of ref document: 20100701 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100519 |
|
26N | No opposition filed |
Effective date: 20110222 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 69841670 Country of ref document: DE Effective date: 20110221 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 19 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20170918 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20171018 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20171018 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 69841670 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20181022 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20181022 |