EP0867813B1 - Dispositif de commande d'arbitrage sur un bus série multipoints à grande vitesse - Google Patents
Dispositif de commande d'arbitrage sur un bus série multipoints à grande vitesse Download PDFInfo
- Publication number
- EP0867813B1 EP0867813B1 EP98104904A EP98104904A EP0867813B1 EP 0867813 B1 EP0867813 B1 EP 0867813B1 EP 98104904 A EP98104904 A EP 98104904A EP 98104904 A EP98104904 A EP 98104904A EP 0867813 B1 EP0867813 B1 EP 0867813B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- bus
- arbitration
- driver
- controller
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40052—High-speed IEEE 1394 serial bus
- H04L12/40084—Bus arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
Definitions
- the present invention is directed to an arbitration controller for providing arbitration on a serial bus. More particularly, the present invention is directed to an arbitration controller for providing arbitration on a multipoint, high speed serial bus using drivers that include an enable pin.
- Multipoint serial buses have recently been introduced for interconnecting various computer equipment and other electronic devices. These buses typically allow for much higher data speed than previously known serial buses.
- One such bus is the Universal Serial Bus (USB), details of which can be found in Universal Serial Bus Specification Revision 1.0 , January 15, 1996, Copyright 1996, Compaq Computer Corporation, Digital Equipment Corporation, IBM PC Company, Intel Corporation, Microsoft Corporation, NEC, Northern Telecom.
- the USB has a data transfer rate of up to 12 megabits per second (Mbps).
- Another recently introduced high speed serial bus is the 1394 serial bus.
- the 1394 serial bus complies with the Institute of Electrical and Electronic Engineers (IEEE) 1394 standard.
- the 1394 serial bus has a data transfer rate of up to 400 Mbps and a clock speed of about 50 Mhz.
- Fig. 1 illustrates a known method to provide multipoint arbitration on a low speed serial bus.
- three nodes, or drivers, 12, 14, 16 arbitrate for the use of the serial bus 10, where a driver that inputs a "0" on bus 10 wins the arbitration.
- the output of drivers 12, 14, 16 is solely dependent on the input.
- the drivers 12, 14, 16 are implemented using transistor-transistor logic (TTL).
- TTL transistor-transistor logic
- TTL logic drivers typically include open collector outputs which cause the driver output to provide a high-impedance when its input is "1", or high. A tristated output releases the driver from the bus. Therefore, in the example shown in Fig. 1, node 12 which has an input of "0" wins the arbitration because it drives the bus low. Nodes 14 and 16 have an input of "1" and therefore tristate the bus.
- open collector output drivers such as drivers 12, 14, 16 can no longer be used.
- the frequency of the serial bus exceeds approximately 10 Mhz, the capacitance on the bus and the backplane of the device incorporating the bus increases sufficiently so that open collector drivers can no longer drive signals a sufficient distance required for most devices. Therefore, specialized high speed drivers must be used.
- the typical specialized high speed driver does not utilize open-collector outputs and includes an output enable pin. Examples of these specialized drivers include low voltage differential signaling (LVDS), emitter coupled logic (ECL) and advanced CMOS technology (ABT).
- LVDS low voltage differential signaling
- ECL emitter coupled logic
- ABT advanced CMOS technology
- Fig. 2 illustrates an example of a specialized driver.
- the driver 20 includes an input pin 22, an output pin 24, and a output enable pin 26.
- a high input on the output enable pin 26 causes output pin 24 to tristate.
- a low input on output enable pin 26 causes output pin 24 to output the state of input pin 22.
- driver 20 In order to use a plurality of drivers 20 for arbitration on a high speed serial bus, it is desirable for the output of each driver 20, like open collector drivers 12, 14, 16, to be solely dependent on the input of driver 20.
- One way to achieve this is to tie output enable pin 26 to the inverse of input pin 22.
- driver 20 With this arrangement, driver 20 is logically identical to drivers 12, 14, 16.
- driver 20 is logically identical to drivers 12, 14, 16.
- the delay from the time output enable pin 26 changes state to the time output pin 24 changes state is different than the delay from the time the data input on input pin 22 changes state to the time output pin 24 changes state. During this time difference there is an unstable output state on output pin 24 which can result in corrupted data on the bus.
- US-A-5,509,126 discloses a physical channel interface chip for implementing an interface pursuant to the IEEE P1394 standard comprising ports each having a multiplexor connecting transceivers and supervised by an arbitration controller for performing arbitration and other bus control operations.
- the present invention is an arbitration controller that provides arbitration on a multipoint, high speed serial bus with a plurality of drivers.
- Each driver includes a data input pin, an output enable pin, and an output pin.
- the bus defaults to a first state when the output of the plurality of drivers are set to high impedance.
- the arbitration controller eliminates any unstable output states on the drivers by controlling the input signals on the drivers.
- the arbitration controller detects when the bus is in an arbitration mode. When this is detected, the arbitration controller inputs data to the output enable pin and inputs an opposite state of the first state to the data input pin. Further, the arbitration controller detects when the bus is in a data mode. When this is detected, the present invention inputs data to the data input pin and inputs a driver control signal to the output enable pin.
- Fig. 1 illustrates a known method to provide multipoint arbitration on a low speed serial bus.
- Fig. 2 illustrates an example of a specialized driver.
- Fig. 3 is a block diagram of an exemplary high speed serial bus system that includes the present invention.
- Fig. 4 is a state diagram illustrating the functionality of the present invention.
- Fig. 5 illustrates a hardware implementation of one embodiment of the present invention.
- the present invention will be described in connection with an exemplary high speed serial bus system that includes a high speed bus, a bus interface controller and a specialized driver.
- the present invention is an arbitration controller that interfaces with the high speed serial bus system.
- Fig. 3 is a block diagram of the exemplary high speed serial bus system that includes the present invention.
- the system includes a high speed serial bus 60, a bus interface controller 40 coupled to bus 60, an arbitration controller 50 coupled to bus interface controller 40 and bus 60, and a driver 58 coupled to bus 60 and arbitration controller 50.
- bus 60 is a multipoint bus, and in one embodiment multiple drivers and receivers are coupled to bus 60.
- Bus interface controller 40 has an input 41 from bus 60. Further, bus interface controller 40 generates and outputs at least five signals that are input to arbitration controller 50.
- Bus_reset signal 30 is a master reset signal for bus 60.
- Detect_arbitration signal 31 is a signal to indicate that bus 60 is in arbitration mode.
- End_arbitration signal 32 is a signal that indicates that bus 60 is not in arbitration mode (i.e., bus 60 is in data mode).
- Driver_control signal 33 is the driver output enable control signal for driver 58.
- bus_clock signal 34 is the bus 60 clock signal.
- Arbitration controller 50 in addition to receiving the previously described signals from bus interface controller 40, also receives a data_in signal 52 that is data that is intended to be placed on bus 60 through driver 58. Arbitration controller 50 also receives input at line 51 from bus 60.
- One signal received on line 51 from bus 60 is bus_default_value signal 35.
- Bus_default_value signal 35 can also be received from another device, such as from bus interface controller 40, or it can be internally generated because it is a constant value.
- Bus_default_value signal 35 is the value of bus 60 when all drivers coupled to bus 60 are in tristate mode (i.e., all drivers are disconnected from bus 60). In one embodiment, this value is a logical 1 or high because bus 60 is pulled up to a high state when no drivers are driving data on it.
- Driver 58 receives a driver_input signal 53 from arbitration controller 50 on line 54, and a driver_enable signal 57 from arbitration controller 50 on line 55.
- Line 54 is coupled to the input pin of driver 58 and line 55 is coupled to the output enable pin of driver 58.
- Driver 58's output pin is coupled to bus 60 through line 56.
- bus 60 is an IEEE 1394 serial bus.
- bus interface controller 40 is comprised of a 1394 backplane transceiver/arbiter and a 1394 serial bus link-layer controller.
- the transceiver/arbiter is the TSB14C01 transceiver/arbiter from Texas Instruments Inc.
- the link layer controller is the TSB12C01A, also from Texas Instruments Inc.
- driver 58 is an LVDS high speed driver.
- an LVDS driver is the DS36C200 driver from National Semiconductor Corp.
- Arbitration controller 50 is a state machine that provides outputs to driver 58 based on various inputs.
- the functionality of arbitration controller 50 referred to as controller logic, can be implemented using either hardware or software, or a combination of each.
- arbitration controller 50 includes a storage device for storing the software instructions and a processor for executing the instructions.
- Fig. 4 is a state diagram illustrating the functionality of arbitration controller 50.
- Arbitration controller 50 includes two states: data_mode 100 and arbitrate_mode 110. As shown in box 112, when arbitration controller 50 is in the data_mode 100 state, data_in signal 52 equals driver_input signal 53. Therefore, data_in signal 52 is input to the data pin of driver 58 through line 54 shown in Fig. 3. In addition, when arbitration controller 50 is in the data_mode 100 state, driver_control signal 33 equals driver_enable signal 57. Therefore, driver_control signal 33 is input to the output enable pin of driver 58 through line 55 shown in Fig. 3.
- arbitration controller 50 While in data_mode 100 state, arbitration controller 50 monitors detect_arbitration signal 31. If it is true, which indicates that bus 60 is in arbitration mode, arbitration controller 50 switches states to arbitrate_mode 110 via path 102. If detect_arbitration signal 31 is false, arbitration controller 50 remains in data_mode 100 state via path 104.
- bus_default_value signal 35 As shown in box 114 of Fig. 4, when arbitration controller 50 is in arbitrate_mode 110, the inverse of bus_default_value signal 35 equals driver_input signal 53. Therefore, the inverse of bus_default_value signal 35 is input to the data pin of driver 58 through line 54 shown in Fig. 3. In addition, when arbitration controller 50 is in the arbitrate_mode 110 state, data_in signal 52 equals driver_enable signal 57. Therefore, data_in signal 52 is input to the output enable pin of driver 58 through line 55 shown in Fig. 3.
- arbitration controller 50 While in arbitrate_mode 110 state, arbitration controller 50 monitors end_arbitration signal 32. If it is true, which indicates that bus 60 is no longer in arbitration mode, arbitration controller 50 switches states to data_mode 100 via path 106. If end_arbitration signal 32 is false, arbitration controller 50 remains in arbitrate_mode 100 state via path 108.
- Arbitration controller 50 eliminates the unstable output state on driver 58 because in driver 58 the output-enable-active-data-valid delay is much higher than the propagation delay in the device. Setting the data rate during arbitration mode of bus 60 at a much slower rate than the during data mode prevents the extra delay from causing a problem. During data mode the output enable is constantly enabled on the winning driver thus ending the unstable data condition.
- Fig. 5 illustrates a hardware implementation of one embodiment of arbitration controller 50.
- the arbitration controller 50 includes inverters 150-154, AND gates 155-163, OR gates 165-173 and D-type flip-flops 180-182. Signals previously described in conjunction with Fig. 3 are input on the left side of arbitration controller 50 illustrated in Fig. 5, and are output on the right side.
- the functionality of arbitration controller 50 can also be implemented using many different combinations of logic circuitry than illustrated in Fig. 5.
- the present invention is an arbitration controller that interfaces with the high speed serial bus system.
- the arbitration controller when coupled to a driver, eliminates all unstable output states on the driver.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Claims (11)
- Procédé d'interfaçage avec un premier circuit de commande (58) pour fournir un arbitrage sur un bus série haute vitesse, multipoint (60), dans lequel le premier circuit dé commande inclut une broche d'entrée de données (54), une broche de validation de sortie (55), et une broche de sortie (56), et dans lequel le bus se place implicitement dans un premier état lorsque la sortie de chaque circuit de commande couplé au bus est établie à une impédance élevée, caractérisé par les étapes consistant à :a) détecter lorsque le bus (60) est dans un mode d'arbitrage (110),b) entrer des données dans la broche de validation de sortie (55) lorsque le bus est détecté comme étant dans le mode d'arbitrage,c) entrer un état opposé du premier état (114) dans la broche d'entrée de données (54) lorsque le bus est détecté comme étant dans le mode d'arbitrage,d) détecter lorsque le bus est dans un mode de données (100),e) entrer des données dans la broche d'entrée de données (54) lorsque le bus est détecté comme étant dans le mode de données, etf) entrer un signal de commande du circuit de commande (33) dans la broche de validation de sortie (55) lorsque le bus est détecté comme étant dans le mode de données.
- Procédé selon la revendication 1, dans lequel le bus série est conforme à la norme IEEE (Institute of Electrical and Electronic Engineers) 1394.
- Procédé selon la revendication 1, dans lequel le premier circuit de commande est un circuit de commande de signalisation différentielle basse tension.
- Procédé selon la revendication 1, dans lequel le premier état est une valeur logique 1.
- Contrôleur d'arbitrage (50) pour fournir un arbitrage sur un bus série haute vitesse multipoint (60), dans lequel ledit contrôleur d'arbitrage est couplé à un contrôleur d'interface de bus (40) et au bus, et dans lequel le bus se place implicitement dans un premier état lorsque la sortie de chaque circuit de commande couplé au bus est établie à une impédance élevée, ledit contrôleur d'arbitrage comportant :une entrée adaptée pour recevoir des données (52),une première sortie (53) couplée à une broche d'entrée de données d'un premier circuit de commande, etune seconde sortie (57) couplée à une broche de validation de sortie dudit premier circuit de commande,une unité logique de contrôleur laquelle, lorsque le bus est dans un mode d'arbitrage (110) envoie lesdites données à ladite seconde sortie (57) et envoie un état opposé dudit premier état à ladite première sortie (53) et lorsque le bus est en mode de données, envoie lesdites données à une première sortie (53) et envoie un signal de commande du circuit de commande (33) reçu depuis ledit contrôleur d'interface de bus (40) à ladite seconde sortie (57).
- Contrôleur d'arbitrage selon la revendication 5, dans lequel ladite unité logique de contrôleur définit une machine à états.
- Contrôleur d'arbitrage selon la revendication 5, dans lequel le bus est conforme à la norme IEEE 1394.
- Contrôleur d'arbitrage selon la revendication 5, dans lequel ledit premier circuit de commande est un circuit de commande de signalisation différentielle basse tension.
- Contrôleur d'arbitrage selon la revendication 5, dans lequel ledit premier état est une valeur logique 1.
- Contrôleur d'arbitrage selon la revendication 5, dans lequel ladite unité logique de contrôleur comporte des instructions logicielles.
- Contrôleur d'arbitrage selon la revendication 5, dans lequel ladite unité logique de contrôleur comporte :un inverseur,une bascule,une porte OU, et une porte ET.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/824,937 US5859985A (en) | 1996-01-14 | 1997-03-26 | Arbitration controller for providing arbitration on a multipoint high speed serial bus using drivers having output enable pins |
US824937 | 1997-03-26 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0867813A2 EP0867813A2 (fr) | 1998-09-30 |
EP0867813A3 EP0867813A3 (fr) | 2001-05-23 |
EP0867813B1 true EP0867813B1 (fr) | 2005-12-21 |
Family
ID=25242702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98104904A Expired - Lifetime EP0867813B1 (fr) | 1997-03-26 | 1998-03-18 | Dispositif de commande d'arbitrage sur un bus série multipoints à grande vitesse |
Country Status (5)
Country | Link |
---|---|
US (1) | US5859985A (fr) |
EP (1) | EP0867813B1 (fr) |
JP (1) | JP3309072B2 (fr) |
CA (1) | CA2228708C (fr) |
DE (1) | DE69832836T2 (fr) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6601124B1 (en) | 2000-02-14 | 2003-07-29 | International Business Machines Corporation | Universal interface for selectively coupling to a computer port type and method therefor |
US20020056113A1 (en) * | 2000-07-04 | 2002-05-09 | Ulan Co., Ltd. | Home network connection system |
US6766360B1 (en) | 2000-07-14 | 2004-07-20 | Fujitsu Limited | Caching mechanism for remote read-only data in a cache coherent non-uniform memory access (CCNUMA) architecture |
JP3575419B2 (ja) * | 2000-10-24 | 2004-10-13 | 日本電気株式会社 | 装置状態制御回路、及び装置状態制御方法 |
US6754776B2 (en) | 2001-05-17 | 2004-06-22 | Fujitsu Limited | Method and system for logical partitioning of cache memory structures in a partitoned computer system |
US6961761B2 (en) * | 2001-05-17 | 2005-11-01 | Fujitsu Limited | System and method for partitioning a computer system into domains |
US7380001B2 (en) * | 2001-05-17 | 2008-05-27 | Fujitsu Limited | Fault containment and error handling in a partitioned system with shared resources |
JP3672845B2 (ja) * | 2001-05-25 | 2005-07-20 | シャープ株式会社 | インターフェース装置及びこれを備えた通信機器並びに通信方法 |
US6862634B2 (en) * | 2001-06-29 | 2005-03-01 | Fujitsu Limited | Mechanism to improve performance in a multi-node computer system |
US6877054B2 (en) * | 2001-07-16 | 2005-04-05 | Rambus Inc. | Method and apparatus for position dependent data scheduling |
WO2014092968A1 (fr) | 2012-12-13 | 2014-06-19 | Coherent Logix, Incorporated | Système de multiprocesseur avec réseau d0'interconnexion secondaire amélioré |
EP3499806B1 (fr) | 2017-12-13 | 2020-08-05 | Nxp B.V. | Noeud et procédé pour effectuer des mesures et des analyses de signaux sur un bus d'accès multi-maître |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5005151A (en) * | 1988-05-13 | 1991-04-02 | Dallas Semiconductor Corporation | Interleaved arbitration scheme for interfacing parallel and serial ports to a parallel system port |
US5276887A (en) * | 1991-06-06 | 1994-01-04 | Commodore Electronics Limited | Bus arbitration system for granting bus access to devices following two-wire bus arbitration protocol and devices following three-wire bus arbitration protocol |
EP0527015A2 (fr) * | 1991-08-06 | 1993-02-10 | AT&T Corp. | Signalisation à faible consommation à impédance de sortie commutée avec retardement |
US5509126A (en) * | 1993-03-16 | 1996-04-16 | Apple Computer, Inc. | Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface |
US5493657A (en) * | 1993-06-21 | 1996-02-20 | Apple Computer, Inc. | High speed dominant mode bus for differential signals |
US5611053A (en) * | 1994-01-21 | 1997-03-11 | Advanced Micro Devices, Inc. | Apparatus and method for integrating bus master ownership of local bus load by plural data transceivers |
WO1995020193A1 (fr) * | 1994-01-25 | 1995-07-27 | Apple Computer, Inc. | Protocole de bus ameliore utilisant des horloges separees pour l'arbitrage et le transfert de donnees |
-
1997
- 1997-03-26 US US08/824,937 patent/US5859985A/en not_active Expired - Lifetime
-
1998
- 1998-01-30 CA CA002228708A patent/CA2228708C/fr not_active Expired - Fee Related
- 1998-03-18 DE DE69832836T patent/DE69832836T2/de not_active Expired - Lifetime
- 1998-03-18 EP EP98104904A patent/EP0867813B1/fr not_active Expired - Lifetime
- 1998-03-19 JP JP06961098A patent/JP3309072B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0867813A2 (fr) | 1998-09-30 |
CA2228708A1 (fr) | 1998-09-26 |
DE69832836D1 (de) | 2006-01-26 |
US5859985A (en) | 1999-01-12 |
JPH10307658A (ja) | 1998-11-17 |
EP0867813A3 (fr) | 2001-05-23 |
CA2228708C (fr) | 2001-10-30 |
JP3309072B2 (ja) | 2002-07-29 |
DE69832836T2 (de) | 2006-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0867813B1 (fr) | Dispositif de commande d'arbitrage sur un bus série multipoints à grande vitesse | |
EP0576240B1 (fr) | Système d'ordinateur et unité d'extension de système | |
US6363085B1 (en) | Universal serial bus repeater | |
US6834318B2 (en) | Bidirectional bus repeater for communications on a chip | |
US6339806B1 (en) | Primary bus to secondary bus multiplexing for I2C and other serial buses | |
EP1311959B1 (fr) | Repeteur bidirectionnel utilisant une detection a seuil eleve et faible | |
US6693678B1 (en) | Data bus driver having first and second operating modes for coupling data to the bus at first and second rates | |
US20020152340A1 (en) | Pseudo-differential parallel source synchronous bus | |
US4922449A (en) | Backplane bus system including a plurality of nodes | |
US5361005A (en) | Configurable driver circuit and termination for a computer input/output bus | |
US7500033B2 (en) | Universal serial bus transmitter | |
US5608883A (en) | Adapter for interconnecting single-ended and differential SCSI buses to prevent `busy` or `wired-or` glitches from being passed from one bus to the other | |
EP1071998B1 (fr) | Unite d'entrainement de bus de donnees a haute vitesse | |
US11502433B2 (en) | Circuit card with onboard non-volatile memory for providing cable assembly data to network interface controller chips | |
US5146563A (en) | Node with coupling resistor for limiting current flow through driver during overlap condition | |
US5767701A (en) | Synchronous contention prevention logic for bi-directional signals | |
US5892930A (en) | Target peripheral device detection | |
US6446147B1 (en) | Wired-or connection in differential transmission environment | |
US20080133799A1 (en) | Control and slow data transmission method for serial interface | |
US5777996A (en) | Inter-repeater backplane for allowing hot-swapping of individual repeater circuits | |
US20200250122A1 (en) | Circuit device and electronic apparatus | |
EP0432582A1 (fr) | Bus différentiel à valeur standard spécifiée | |
US5740452A (en) | System for passing Industry Standard Architecture (ISA) legacy interrupts across Peripheral Component Interconnect (PCI) connectors and methods therefor | |
US6636924B1 (en) | Multiple port I2C hub | |
EP0576241A1 (fr) | Système d'ordinateur et unité d'extension de système |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20011121 |
|
AKX | Designation fees paid |
Free format text: DE FR GB |
|
17Q | First examination report despatched |
Effective date: 20040921 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: CLEARWIRE CORPORATION |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69832836 Country of ref document: DE Date of ref document: 20060126 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20060922 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20130327 Year of fee payment: 16 Ref country code: FR Payment date: 20130405 Year of fee payment: 16 Ref country code: GB Payment date: 20130327 Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69832836 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20140318 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20141128 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69832836 Country of ref document: DE Effective date: 20141001 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140318 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141001 |