EP0853376A1 - Low voltage double balanced mixer - Google Patents
Low voltage double balanced mixer Download PDFInfo
- Publication number
- EP0853376A1 EP0853376A1 EP97310154A EP97310154A EP0853376A1 EP 0853376 A1 EP0853376 A1 EP 0853376A1 EP 97310154 A EP97310154 A EP 97310154A EP 97310154 A EP97310154 A EP 97310154A EP 0853376 A1 EP0853376 A1 EP 0853376A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- mixer
- signal
- local oscillator
- transistor
- circuit arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 6
- 230000003412 degenerative effect Effects 0.000 claims 1
- 238000005513 bias potential Methods 0.000 abstract description 3
- 230000007850 degeneration Effects 0.000 abstract description 2
- 230000000295 complement effect Effects 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1433—Balanced arrangements with transistors using bipolar transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1441—Balanced arrangements with transistors using field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1458—Double balanced arrangements, i.e. where both input signals are differential
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1491—Arrangements to linearise a transconductance stage of a mixer arrangement
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01F—MIXING, e.g. DISSOLVING, EMULSIFYING OR DISPERSING
- B01F33/00—Other mixers; Mixing plants; Combinations of mixers
- B01F33/30—Micromixers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0041—Functional aspects of demodulators
- H03D2200/0043—Bias and operating point
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0041—Functional aspects of demodulators
- H03D2200/0084—Lowering the supply voltage and saving power
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/12—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/12—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes
- H03D7/125—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes with field effect transistors
Definitions
- the present invention relates to mixer circuits and in particular to mixer circuits having a single-ended input and a differential output.
- RF mixers are the key blocks of modem radio systems and their parameters determine the main characteristics of the system in which they are used.
- the most common mixer circuit configurations are those of the Gilbert cell and the Micromixer, shown in Figures 1 and 2 respectively.
- Each of these mixer circuits receives at its input terminal a single-ended rf input signal and provides at its output a differential signal being the input signal first amplified and subsequently mixed with a signal from a local oscillator.
- Both of these circuits are easily implemented in IC form and are commonly used in mobile telephones and the like.
- mixers constructed using these circuit configurations exhibit poor noise properties. They also require a supply voltage of 2.7 V or more because each has three transistors in series between supply and ground. This can make them unsuitable for low voltage applications.
- Gilbert cell circuit 100 receives a single-ended input voltage signal at terminal 130 and a differential local oscillator voltage signal at terminals 140 and 141.
- Transistors 101, 102, resistors 110, 111 and current source 115 form a differential transconductance amplifier 160 whilst transistors 103-106 form a mixer core 150.
- An increasing input voltage at terminal 130 will cause an increasing signal current to flow from the collector terminal of transistor 101.
- Current source 115 and resistors 110, 111 ensure that a complementary decreasing current will flow from the collector electrode of transistor 102. These current signals will be balanced if current source 115 is implemented as a constant current source.
- Mixer core 150 receives differential local oscillator signals on terminals 140, 141.
- the voltage on terminal 140 When the voltage on terminal 140 is positive, the voltage on terminal 141 will be negative causing transistors 104 and 105 to be switched on and transistors 103 and 106 to be switched off.
- the collector current of transistor 101 will therefore be routed to output electrode 121 whilst the collector current of transistor 102 will be routed to output terminal 120.
- the collector currents of transistors 101, 102 will be switched to the opposite output terminal 120, 121 when terminal 141 receives a higher voltage than terminal 140.
- the micromixer circuit 200 of Figure 2 receives a single-ended input signal at input terminal 230 and differential local oscillator signals at terminals 240 and 241.
- Transistors 201-203 and resistors 210-212 form a transconductance amplifier 260 whilst transistors 204-207 form a mixer core 250.
- the circuit therefore acts as a transconductance amplifier having a single-ended input and a differential output.
- the output from amplifier 260 is provided on the collector electrodes of transistors 202 and 203, as a differential current signal, to mixer core 250.
- Mixer core 250 functions in the same manner as mixer core 150 of the Figure 1 mixer circuit described above.
- Micromixer circuits have very linear characteristics and large dynamic range at radio frequencies but, due to the large number of resistors used in the main current paths, have even worse noise properties than Gilbert cell circuits. There exists a need for a mixer circuit with improved noise properties and low voltage supply requirements.
- a mixer circuit arrangement comprising a mixer core and a single-ended amplifier stage, in which the mixer core is arranged to receive a single-ended output signal of the amplifier stage on a first main input and to provide a differential output signal in response thereto.
- a mixer circuit arrangement for providing differential output signals in response to an input signal applied thereto, comprising a mixer core having first and second current signal inputs and first and second local oscillator inputs, a single-ended amplifier stage for applying a current signal to said first signal input of said mixer core in response to said input signal, and bias means having a low ac impedance for applying a bias current to said second signal input of said mixer core.
- Figure 3 shows a double-balanced mixer circuit arrangement in accordance with the present invention.
- Mixer circuit 300 is made up of amplifier 390, bias arrangement 392, mixer core 391 and local oscillator driver 393.
- differential local oscillator signals are applied to terminals 340 and 341
- bias potentials are applied to terminals 360 and 361
- a single-ended input signal is applied to terminal 330 and a differential output signal is obtained at terminals 320, 321.
- Amplifier 390 is centred around transistor 301.
- the base electrode of transistor 301 is connected to terminal 360 by resistor 311 and to terminal 330 by capacitor 350.
- Inductor 310 is connected between the emitter electrode of transistor 301 and ground potential.
- the collector electrode of transistor 301 forms the output current path to mixer core 391.
- Current bias arrangement 392 comprises transistor 302 which has its emitter electrode connected directly to ground potential, its base electrode connected to terminal 301 by resistor 312 and provides a current signal to mixer core 301 from its collector electrode.
- Capacitor 351 is connected between the collector electrode of transistor 302 and ground potential.
- Mixer core 391 comprises four transistors 303-306.
- Transistors 303 and 304 have their emitter electrodes coupled together and receive the output current signal of amplifier 390.
- Transistors 305 and 306 have their emitter electrodes coupled together and receive the current provided by bias arrangement 392.
- the collector electrodes of transistors 303 and 305 are connected together and to output terminal 320 whilst the collector electrodes of transistors 304 and 306 are connected together and to the other output terminal 321.
- Mixer core 391 is arranged to be controlled by local oscillator driver 393 by the connection of the base electrodes of transistors 303-306 to the differential outputs of local oscillator driver 393.
- Transistors 303 and 306 have their base electrodes connected together and to a first output of local oscillator driver 393 whilst transistors 304 and 305 have their base electrodes connected together and to the other output of local oscillator driver 393.
- Amplifier 390 receives an RF voltage signal at terminal 330 and translates it to a current signal which is provided at the collector electrode of transistor 301. Amplifier 390 thus forms a high impedance current source. Capacitor 350 acts to block any dc component of the input signal. DC biasing of transistor 301 is achieved by way of resistor 311 and the bias potential applied to terminal 360. Due to the complex value of the common emitter current gain ⁇ of the transistor 301 at radio frequencies, the inductor 310 effects series negative feedback in the base-emitter circuit of transistor 301.
- Inductor 310 is a noiseless component which provides frequency independent degeneration over a particular frequency range. This range is dependent on the value of inductor 310 and the base-emitter resistance of transistor 301 at the desired frequency. The value of inductor 310 also affects the gain of amplifier 390 and its linearity. Although a resistor could be used in place of inductor 310, amplifier 390 has much more linear characteristics and better noise properties when inductor 310 is used.
- Inductor 310 can be implemented, in whole or in part, with the parasitic inductance of IC packaging, bonding wires and or connecting pins.
- Transistor 301 is preferably fabricated with a large emitter area to minimise the noise produced by its base-emitter resistance. However, a larger area transistor will also have higher parasitic capacitances, and hence leakage, and a lower current gain ⁇ because of a lower current density. A trade-off therefore needs to be made between noise figure and gain when choosing what transistor area and what bias current should be incorporated into a particular mixer circuit design.
- the input impedance of mixer circuit 300 is determined by the value of inductor 310 and by f T of transistor 301.
- Bias arrangement 392 operates to provide a biasing current to transistors 305, 306 of mixer core 391 from the collector electrode of transistor 302.
- Resistor 312 connects the base electrode of transistor 302 to terminal 361, to which a biasing potential is applied.
- Capacitor 351 provides low impedance grounding of the ac component of the signal present on the collector electrode of transistor 302. The dc component of this current signal will remain reasonably constant.
- local oscillator driver 393 The requirements of local oscillator driver 393 are that it needs to provide translation of the voltage signal applied to its input terminals to its output terminals and to present a high common mode output impedance with respect to the ground potential to which the input signal is referred. The reasons for this will become apparent on reading the description of the operation of mixer core 391 below.
- Local oscillator driver 393 could be implemented as a transformer. In the case where local oscillator driver 393 has to be integrated on the same chip as the rest of mixer circuit 300, it can be implemented as the local oscillator driver circuit 493 in Figure 4.
- the driver circuit 493 comprises a long-tailed pair of transistors 401, 402 having their base electrodes connected to respective local oscillator signal input terminals 340, 341.
- Resistors 410 and 411 connect the collector electrodes of transistors 401 and 402 respectively to a supply voltage terminal 440.
- Resistor 412 is connected between the emitter electrodes of transistors 401 and 402.
- Local oscillator driver circuit output terminals 430, 431 are connected to the collector electrodes of transistors 402, 401 respectively. These terminals 430, 431 form the connections to the base electrodes of the transistors 303 - 306 of mixer core 391 of Figure 3.
- Local oscillator driver circuit 493 is controlled by a local oscillator signal applied to local oscillator input terminals 340, 341.
- Transistors 401 and 402 are "hard-switched" by the local oscillator signal such that they conduct alternately and thus provide a positive voltage alternately on terminals 430 and 431. This voltage switches on transistors 304 and 305 and transistors 303 and 306 alternately.
- the collector current of transistor 301 passes through the emitter and into the base and collector electrodes of transistor 304.
- the collector current of transistor 304 which is passed to output terminal 321, will be proportional to the base current, scaled up by a factor of the current gain of that transistor, ⁇ .
- the input impedance of transistor 305 is low compared with that of the common mode output impedance of local oscillator driver circuit 493, signal currents from the base electrode of transistor 304 will flow primarily to the base electrode of transistor 305 and that transistor will have a collector current that complements the collector current of transistor 304. If the common mode output impedance, with reference to the input signal to ground, is sufficiently greater than the input impedance of transistor 305, a balanced output will be provided at differential output terminals 320, 321.
- Balancing of the mixer core output can be further controlled by virtue of the independent biasing of transistors 303, 306 and 304, 305, the control provided by varying the potentials applied to terminals 360, 361.
- transistors 303 and 306 are switched on, the collector current of transistor 301 will be passed to the opposite differential output terminal 320 and its complement passed to the other terminal 321.
- the conversion of the single-ended input signal into a differential output signal is carried out within the mixer core 391 itself, allowing fewer transistors to be used in the mixer circuit implementation and thereby allowing a lower supply voltage to be used.
- the complementary current of transistors 305 and 306 can be increased by forming transistors 303 and 304 with larger emitter areas than transistors 305 and 306 (for example in the ratio of 3:2 or 2:1 depending on the frequencies involved). This will cause a higher base current in transistors 303 and 304 to compensate for losses due to the parasitic capacitances of the mixer core transistors.
- the common mode output impedance of local oscillator driver circuit 493 is determined by resistors 410 and 411. The values of these resistors should be as high as is possible consistent with proper operation of driver circuit 493. Resistors 410 and 411 would usually be much larger than resistor 412, which resistor determines the differential output impedance of local oscillator driver circuit 493. Resistors 410 and 411 could equally be substituted with suitable inductors to achieve substantially the same effect.
- npn bipolar transistors Although the embodiments have been described solely with regard to npn bipolar transistors, the invention is not restricted to such and could equally be effected with pnp bipolar transistors or with field effect transistors.
- the collector and emitter electrodes referred to would correspond to the drain and source electrodes as the first and second main electrodes of a field effect transistor.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Superheterodyne Receivers (AREA)
- Amplifiers (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
Description
Claims (16)
- A mixer circuit arrangement comprising a mixer core and a single-ended amplifier stage, in which the mixer core is arranged to receive a single-ended output signal of the amplifier stage on a first signal input and to provide a differential output signal in response thereto.
- A mixer circuit arrangement in accordance with Claim 1 in which the differential output signal provided by the mixer core is derived from both the single-ended signal received on the first signal input from the amplifier stage and a bias signal received on a second signal input from bias means having a low ac impedance.
- A mixer circuit arrangement in accordance with Claim 2 in which the differential output signal is provided by the mixer core under control of a local oscillator driver from which signals are received on first and second control inputs of the mixer core.
- A mixer circuit arrangement in accordance with Claim 3 in which the impedance at each of the first and second control inputs of the mixer core is lower than the common mode output impedance of the local oscillator driver.
- A mixer circuit arrangement for providing differential output signals in response to an input signal applied thereto, comprising a mixer core having first and second current signal inputs and first and second local oscillator inputs, a single-ended amplifier stage for applying a current signal to said first signal input of said mixer core in response to said input signal, and bias means having a low ac impedance for applying a bias current to said second signal input of said mixer core.
- A mixer circuit arrangement in accordance with Claim 5 wherein said mixer core comprises a first pair of transistors having their second main electrodes connected together and to said first signal input and a second pair of transistors having their second main electrodes connected together and to said second signal input, the control electrodes of one transistor of each pair being connected together and to the first local oscillator input and the control electrodes of the other transistor of each pair being connected together and to the second local oscillator input.
- A mixer circuit arrangement in accordance with Claim 5 or Claim 6 wherein differential outputs of a local oscillator driver circuit are connected to respective ones of said first and second local oscillator inputs of said mixer core and the impedance presented by the control electrodes of the mixer core transistors which have their second main electrode connected to the bias means is low compared with the common mode output impedance of said local oscillator driver circuit.
- A mixer circuit arrangement in accordance with any preceding claim in which the single-ended amplifier stage comprises a fifth transistor connected to operate as a transconductance amplifier.
- A mixer circuit arrangement in accordance with Claim 8 in which the fifth transistor has its control electrode arranged to receive a single-ended input signal and its first main electrode arranged to provide the single-ended output signal to the mixer core.
- A mixer circuit in accordance with Claim 9 in which the control electrode of the fifth transistor is dc biased and receives the single-ended input signal via a first capacitor.
- A mixer circuit arrangement in accordance with Claim 9 or Claim 10 in which an inductor is connected between the second main electrode of the fifth transistor and ground potential to provide degenerative series feedback.
- A mixer circuit arrangement in accordance with Claim 2 or Claim 5 or any claim appended thereto in which the bias means comprises a sixth transistor having its control electrode dc biased and its first main electrode arranged to provide the bias signal to the second signal input of the mixer core.
- A mixer circuit arrangement in accordance with Claim 12 in which the sixth transistor has its first main electrode connected to ground potential by a second capacitor thereby to provide the low ac impedance route from the mixer core.
- A mixer circuit arrangement as claimed in Claim 3 or any claim appended thereto in which the local oscillator driver comprises third and fourth transistors connected as a long tailed pair, the control electrodes of the third and fourth electrodes being connected to receive a differential signal from a local oscillator and the first main electrodes of the third and fourth transistors being connected to the first and second control inputs of the mixer core thereby to provide control of the mixer core.
- A mixer circuit arrangement as claimed in Claim 14 in which third and fourth resistors connect the first main electrode of the third and of the fourth transistors respectively to a supply voltage.
- A mixer circuit arrangement as claimed in Claim 15 in which the local oscillator driver further comprises a filth resistor connected between the first main electrodes of the third and fourth transistors.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9700486 | 1997-01-11 | ||
GB9700486A GB2321149B (en) | 1997-01-11 | 1997-01-11 | Low voltage double balanced mixer |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0853376A1 true EP0853376A1 (en) | 1998-07-15 |
EP0853376B1 EP0853376B1 (en) | 2001-09-26 |
Family
ID=10805819
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP97310154A Expired - Lifetime EP0853376B1 (en) | 1997-01-11 | 1997-12-16 | Low voltage double balanced mixer |
Country Status (5)
Country | Link |
---|---|
US (1) | US6211718B1 (en) |
EP (1) | EP0853376B1 (en) |
JP (1) | JP4698776B2 (en) |
DE (1) | DE69706954T2 (en) |
GB (1) | GB2321149B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004057770A1 (en) * | 2002-12-20 | 2004-07-08 | Infineon Technologies Ag | An rf front-end receiver |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7515896B1 (en) | 1998-10-21 | 2009-04-07 | Parkervision, Inc. | Method and system for down-converting an electromagnetic signal, and transforms for same, and aperture relationships |
US6061551A (en) | 1998-10-21 | 2000-05-09 | Parkervision, Inc. | Method and system for down-converting electromagnetic signals |
US7236754B2 (en) | 1999-08-23 | 2007-06-26 | Parkervision, Inc. | Method and system for frequency up-conversion |
US6370371B1 (en) | 1998-10-21 | 2002-04-09 | Parkervision, Inc. | Applications of universal frequency translation |
US7039372B1 (en) | 1998-10-21 | 2006-05-02 | Parkervision, Inc. | Method and system for frequency up-conversion with modulation embodiments |
US6853690B1 (en) | 1999-04-16 | 2005-02-08 | Parkervision, Inc. | Method, system and apparatus for balanced frequency up-conversion of a baseband signal and 4-phase receiver and transceiver embodiments |
US6879817B1 (en) * | 1999-04-16 | 2005-04-12 | Parkervision, Inc. | DC offset, re-radiation, and I/Q solutions using universal frequency translation technology |
US7693230B2 (en) | 1999-04-16 | 2010-04-06 | Parkervision, Inc. | Apparatus and method of differential IQ frequency up-conversion |
US7065162B1 (en) | 1999-04-16 | 2006-06-20 | Parkervision, Inc. | Method and system for down-converting an electromagnetic signal, and transforms for same |
US7110444B1 (en) | 1999-08-04 | 2006-09-19 | Parkervision, Inc. | Wireless local area network (WLAN) using universal frequency translation technology including multi-phase embodiments and circuit implementations |
US8295406B1 (en) | 1999-08-04 | 2012-10-23 | Parkervision, Inc. | Universal platform module for a plurality of communication protocols |
US6591093B1 (en) * | 1999-10-25 | 2003-07-08 | Motorola, Inc. | Circuit and method for frequency translation |
US7010286B2 (en) | 2000-04-14 | 2006-03-07 | Parkervision, Inc. | Apparatus, system, and method for down-converting and up-converting electromagnetic signals |
FR2809552B1 (en) * | 2000-05-25 | 2002-07-19 | Cit Alcatel | DOUBLE BALANCED MIXER IN MMIC TECHNOLOGY |
US6704559B1 (en) * | 2000-09-18 | 2004-03-09 | Maxim Integrated Products, Inc. | Broadband RF mixer with improved intermodulation suppression |
US7454453B2 (en) | 2000-11-14 | 2008-11-18 | Parkervision, Inc. | Methods, systems, and computer program products for parallel correlation and applications thereof |
US6653885B2 (en) * | 2001-05-03 | 2003-11-25 | Peregrine Semiconductor Corporation | On-chip integrated mixer with balun circuit and method of making the same |
US7085335B2 (en) * | 2001-11-09 | 2006-08-01 | Parkervision, Inc. | Method and apparatus for reducing DC offsets in a communication system |
US7072427B2 (en) | 2001-11-09 | 2006-07-04 | Parkervision, Inc. | Method and apparatus for reducing DC offsets in a communication system |
US7321640B2 (en) * | 2002-06-07 | 2008-01-22 | Parkervision, Inc. | Active polyphase inverter filter for quadrature signal generation |
US7379883B2 (en) | 2002-07-18 | 2008-05-27 | Parkervision, Inc. | Networking methods and systems |
US7460584B2 (en) | 2002-07-18 | 2008-12-02 | Parkervision, Inc. | Networking methods and systems |
JP2004207874A (en) * | 2002-12-24 | 2004-07-22 | Toshiba Corp | Frequency converter and wireless communication terminal |
US6765441B1 (en) * | 2003-01-24 | 2004-07-20 | Atheros Communications, Inc. | Differential amplifier |
US7146149B1 (en) * | 2003-07-10 | 2006-12-05 | Maxim Integrated Products, Inc. | High isolation switch buffer for frequency hopping radios |
DE102005005332A1 (en) * | 2005-01-28 | 2006-08-10 | Atmel Germany Gmbh | Mixing stage and method for mixing signals of different frequencies |
CN101297477B (en) * | 2005-10-20 | 2011-02-02 | 艾利森电话股份有限公司 | Transconductance device |
US20080113644A1 (en) * | 2006-11-14 | 2008-05-15 | Saverio Trotta | Low Noise Mixer |
US8515362B2 (en) * | 2008-10-30 | 2013-08-20 | Qualcomm, Incorporated | Mixer architectures |
US9948239B2 (en) | 2016-09-21 | 2018-04-17 | Qualcomm Incorporated | Configurable mixer |
EP3840220A1 (en) | 2019-12-20 | 2021-06-23 | Socionext Inc. | Mixer circuitry |
US11381203B2 (en) | 2020-08-07 | 2022-07-05 | Analog Devices International Unlimited Company | Flicker noise elimination in a double balanced mixer DC bias circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0584870A1 (en) * | 1992-08-26 | 1994-03-02 | Koninklijke Philips Electronics N.V. | Transformer circuit, double-balanced mixer |
WO1996023365A1 (en) * | 1995-01-25 | 1996-08-01 | Analog Devices Inc. | Rf mixer with extended dynamic range |
EP0726646A1 (en) * | 1995-02-13 | 1996-08-14 | Kabushiki Kaisha Toshiba | Frequency converter capable of reducing noise components in local oscillation signals |
GB2299230A (en) * | 1995-03-24 | 1996-09-25 | Northern Telecom Ltd | Low voltage mixer, multiplier or modulator circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8301099A (en) * | 1983-03-29 | 1984-10-16 | Philips Nv | TUNABLE RECEIVER INPUT CIRCUIT. |
JP2884869B2 (en) * | 1991-12-12 | 1999-04-19 | 日本電気株式会社 | Frequency mixer circuit |
US5521545A (en) * | 1994-10-21 | 1996-05-28 | Motorola, Inc. | Collector-injection mixer with radio frequency signal applied to collectors of lower transistor pair |
-
1997
- 1997-01-11 GB GB9700486A patent/GB2321149B/en not_active Expired - Fee Related
- 1997-12-16 DE DE69706954T patent/DE69706954T2/en not_active Expired - Fee Related
- 1997-12-16 EP EP97310154A patent/EP0853376B1/en not_active Expired - Lifetime
-
1998
- 1998-01-07 US US09/003,908 patent/US6211718B1/en not_active Expired - Lifetime
- 1998-01-09 JP JP01507698A patent/JP4698776B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0584870A1 (en) * | 1992-08-26 | 1994-03-02 | Koninklijke Philips Electronics N.V. | Transformer circuit, double-balanced mixer |
WO1996023365A1 (en) * | 1995-01-25 | 1996-08-01 | Analog Devices Inc. | Rf mixer with extended dynamic range |
EP0726646A1 (en) * | 1995-02-13 | 1996-08-14 | Kabushiki Kaisha Toshiba | Frequency converter capable of reducing noise components in local oscillation signals |
GB2299230A (en) * | 1995-03-24 | 1996-09-25 | Northern Telecom Ltd | Low voltage mixer, multiplier or modulator circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004057770A1 (en) * | 2002-12-20 | 2004-07-08 | Infineon Technologies Ag | An rf front-end receiver |
US7379727B2 (en) | 2002-12-20 | 2008-05-27 | Infineon Technologies Ag | RF front-end receiver |
Also Published As
Publication number | Publication date |
---|---|
DE69706954D1 (en) | 2001-10-31 |
GB2321149A (en) | 1998-07-15 |
EP0853376B1 (en) | 2001-09-26 |
JPH10209760A (en) | 1998-08-07 |
GB9700486D0 (en) | 1997-02-26 |
GB2321149B (en) | 2001-04-04 |
JP4698776B2 (en) | 2011-06-08 |
US6211718B1 (en) | 2001-04-03 |
DE69706954T2 (en) | 2002-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0853376B1 (en) | Low voltage double balanced mixer | |
US6308058B1 (en) | Image reject mixer | |
US4937516A (en) | Balanced voltage-current converter and double-balanced mixer circuit comprising such a converter | |
US5920810A (en) | Multiplier and method for mixing signals | |
US6882194B2 (en) | Class AB differential mixer | |
FI107657B (en) | Coupling to control the impedance of a differential active component | |
US6396330B1 (en) | Mixer circuit | |
US6043710A (en) | Low-voltage amplifiers | |
US6631257B1 (en) | System and method for a mixer circuit with anti-series transistors | |
US5521545A (en) | Collector-injection mixer with radio frequency signal applied to collectors of lower transistor pair | |
US6665527B2 (en) | Double balanced mixer circuit | |
US7027792B1 (en) | Topology for a single ended input dual balanced mixer | |
EP0853379B1 (en) | Low noise amplifier | |
US20010048336A1 (en) | Analog multiplying circuit and variable gain amplifying circuit | |
EP0853373A1 (en) | Double balanced mixer | |
JP2000059147A (en) | Mixer circuit | |
GB2378068A (en) | A bipolar differential amplifier with a tail resistor | |
KR100351419B1 (en) | A low-voltage balun circuit | |
KR100554569B1 (en) | Mixer Circuit having Improved Linearity and Noise Figure | |
GB2364190A (en) | Low noise rf amplifier with good input impedance matching using two tranconductance stages and feedback | |
JPH06177654A (en) | Balanced modulation circuit | |
KR100505568B1 (en) | Mixer circuit | |
CA2323023A1 (en) | Double balanced mixer | |
KR20100027758A (en) | Mixer using current mirroring | |
EP1238454A2 (en) | Gilbert-cell mixer using bipolar transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: MITEL SEMICONDUCTOR LIMITED |
|
17P | Request for examination filed |
Effective date: 19981117 |
|
AKX | Designation fees paid |
Free format text: DE FR SE |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR SE |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR SE |
|
17Q | First examination report despatched |
Effective date: 19990907 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR SE |
|
REF | Corresponds to: |
Ref document number: 69706954 Country of ref document: DE Date of ref document: 20011031 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 20011206 Year of fee payment: 5 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20011226 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: FR Ref legal event code: CD |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20031210 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20031229 Year of fee payment: 7 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050701 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050831 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |