EP0843913A1 - Appareil de commande pour appareil electrique a courant alternatif - Google Patents

Appareil de commande pour appareil electrique a courant alternatif

Info

Publication number
EP0843913A1
EP0843913A1 EP96928109A EP96928109A EP0843913A1 EP 0843913 A1 EP0843913 A1 EP 0843913A1 EP 96928109 A EP96928109 A EP 96928109A EP 96928109 A EP96928109 A EP 96928109A EP 0843913 A1 EP0843913 A1 EP 0843913A1
Authority
EP
European Patent Office
Prior art keywords
signal
input
waveform
ramp
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP96928109A
Other languages
German (de)
English (en)
Other versions
EP0843913A4 (fr
Inventor
David P. Deboer
August A. Divjak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Johnson Service Co
Original Assignee
Johnson Service Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Johnson Service Co filed Critical Johnson Service Co
Publication of EP0843913A1 publication Critical patent/EP0843913A1/fr
Publication of EP0843913A4 publication Critical patent/EP0843913A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H03K4/48—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices
    • H03K4/50—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth voltage is produced across a capacitor
    • H03K4/56—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth voltage is produced across a capacitor using a semiconductor device with negative feedback through a capacitor, e.g. Miller integrator
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/02—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc
    • H02M5/04—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters
    • H02M5/22—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M5/25—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means
    • H02M5/257—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only
    • H02M5/2573—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only with control circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/78—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically-coupled
    • H03K17/79—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically-coupled controlling bipolar semiconductor switches with more than two PN-junctions, or more than three electrodes, or more than one electrode connected to the same conductivity region

Definitions

  • the present application relates to apparatus for controlling an electrical appliance, particularly an electrical appliance configured to operate in response to an alternating input signal.
  • a particular embodiment of the invention is an apparatus for controlling an AC (alternating current) motor.
  • a particular embodiment of a ramp generator section of the present invention which provides a ramp generator of simpler design than prior art ramp generators.
  • the ramp generator of the present invention requires a lower part count than prior art ramp generators, is of less expensive construction than prior art ramp generators, and provides reliable operation.
  • the present invention is an apparatus for controlling an electrical appliance.
  • the appliance is coupled with an apparatus output terminus and is configured to operate in response to an alternating input signal.
  • the apparatus comprises a reference signal generator for receiving the input signal and generating a reference signal in response to the input signal, and a control circuit for controlling connection of the input signal to the output terminus in response to the reference signal and to a user-defined set-point signal.
  • the control circuit is coupled with the reference signal generator and with a set-point terminal.
  • the set-point terminal receives the set-point signal and the control circuit controls connection of the input signal with the input terminus in response to a predetermined relationship between the reference signal and the setpoint signal.
  • the control circuit includes a comparator for comparing the reference signal with the set-point signal.
  • the comparator is coupled with the reference signal generator and with the set-point terminal and generates an output, or control, signal when the reference signal and the set-point signal are in a predetermined relation.
  • the output signal effects interrupting or other control of the connection of the input signal with the output terminus.
  • control circuit includes an isolating unit for electrically isolating the comparator from the apparatus output terminus.
  • the isolating unit is most preferably an optically coupled isolator.
  • the appliance control is an electrical motor
  • the apparatus further includes a counter for counting time intervals and a digital-to-analog converter for converting digital signals to analog signals.
  • the ramp signal generator is coupled to the comparator through a counter and a digital-to-analog converter.
  • the counter is coupled with the ramp signal generator and receives the ramp reference, signal from the ramp signal generator.
  • the digital-toanalog converter is coupled with the counter to receive the clock signal from the counter.
  • the digital-to-analog converter generates a stepped asymmetrically periodized reference signal in response to the clock signal.
  • the comparator receives the asymmetrically periodized reference signal and compares that signal with the setpoint signal to generate the control signal when the asymmetrically periodized reference signal and the setpoint signal are in the predetermined relationship. Therefore, it is an object of the present invention to provide an apparatus for controlling an electrical appliance which is inexpensive to manufacture.
  • FIGURE 1 is an electrical schematic drawing of a prior art ramp generator.
  • FIGURES 1a and 1 b are waveforms associated with the ramp generator shown in FIGURE 1.
  • FIGURE 2 is an electrical schematic diagram of the preferred embodiment of the ramp generator of the present invention.
  • FIGURES 3a-3d are timing diagrams of selected waveforms associated with the present invention.
  • FIGURE 4 is a schematic block diagram of an appliance control apparatus according to the present invention.
  • FIGURE 5 is a schematic block diagram of an embodiment of the present invention configured for controlling an electrical motor.
  • FIGURE 6 is an electrical schematic diagram of an embodiment of the appliance control apparatus appropriate for controlling a lighting apparatus according to the present invention.
  • FIGURE 7 is an electrical schematic diagram of a preferred embodiment of the appliance control apparatus appropriate for controlling a radiant heater according to the present invention.
  • FIGURES ⁇ a- ⁇ f are timing diagrams of various waveforms associated with the motor control embodiment of the present invention.
  • FIGURE 9 is a schematic block diagram of the motor control embodiment of the present invention.
  • FIGURE 10 is an electrical schematic diagram of the preferred embodiment of the motor control embodiment of the present invention.
  • FIGURE 1 is an electrical schematic drawing of a prior art ramp generator.
  • a ramp generator indicated generally at 10 is illustrated as receiving an input signal at an input terminus 12.
  • Input terminus 12 is switched by a switch 14 to be connected to either an input signal from an input signal source 16 or, alternatively, to ground.
  • the connection of input 16 or ground to input terminus 12 is controlled by a feedback signal source control input 18.
  • switch 14 may be transistors or other devices capable of effecting a switching function.
  • the input signal received at input terminus 12 is applied to an operational amplifier 22 via a resistor 20.
  • a capacitor 24 connected between an inverting input 26 and an output terminus 28 of op amp 22 cooperates with resistor 20 to comprise an integrating circuit.
  • the output of comparator 22 at output terminal 28 is a signal such as the signal illustrated in FIGURE la.
  • the set-point input signal applied to non-inverting input 32 may be termed V REF .
  • the output signal at output terminal 28 of op amp 22 is generated in response to comparison between the signals appearing at inverting input 26 and non-inverting input 32.
  • the operation of the integrator comprised of capacitor 24 and resistor 20 causes a ramp characteristic in the signal at output terminal 28 which climbs and falls at a rate determined by V REF between an upper voltage threshold and a lower voltage threshold, as illustrated in FIGURE 1a.
  • the output signal at output terminal 28 of op amp 22 is also applied via line
  • Non-inverting input 40 receives a second reference voltage input from a voltage divider 42 comprised of resistors 44, 46, and 47. Resistor 47 provides hysteresis for comparator 38, providing a higher voltage threshold at terminal 40 when the signal at 48 is high, and providing a lower voltage at terminal 40 when the signal at output 48 is low. This determines the upper and lower V THRESH0LD limits shown in FIGURE 1 a.
  • the output signal at output terminal 48 of comparator 38 is a square wave signal such as the signal illustrated in FIGURE 1 b. The square wave output signal at output terminal 48 is fed back via a feedback line 50 to feedback signal source terminal 18.
  • FIGURE 2 is an electrical schematic diagram of the preferred embodiment of the ramp generator of the present invention.
  • FIGURE 3 is a diagram of selected waveforms associated with the present invention.
  • a ramp generator indicated generally at 60 includes an input terminus 62 at which a DC input signal V RECT is applied in order to clamp the ramp upper voltage to a predetermined upper level.
  • the input signal received at input terminus 62 may be in the form of a full-wave rectified signal, such as the signal schematically represented in FIGURE 3a.
  • a discharge diode 66 has its cathode connected to terminal 62, as does one end of a resistor 74, the other end of which is connected to a node 75.
  • a resistor 70 connects node 75 to the anode of discharge diode 66.
  • a cathode of a zener diode 64 is connected to node 75, its anode being grounded.
  • a capacitor 68 connects an output 86 of an operational amplifier (op amp) 72 to the anode of discharge diode 66, which is connected to an inverting input 81 of op amp 72.
  • op amp operational amplifier
  • Capacitor 68 and resistor 70 cooperate to perform an integrating function with respect to the output 86 of op amp 72.
  • the resistor 74 limits current flow through zener diode 64.
  • a voltage divider indicated generally at 76 (signal V REF ) is comprised of resistors 78 and 80 and biases a non-inverting input 82 (signal V REF ) of op amp 72 in response to a predetermined signal V cc received at signal input 84.
  • An input signal V RECT (a full-wave rectified AC signal such as is illustrated in FIGURE 3a) is applied at input terminal 62. The voltage signal tries to pass through resistor 74 but is clamped to approximately 2.5V by the zener diode 64.
  • the resulting voltage Vz at node 75 has a fairly constant top and is approximately double the 1.2V O V REF present at input 82 (see FIGURE 3a); it therefore causes a relatively constant current to flow into the integrator formed by resistor 70, capacitor 68 and comparator input 81.
  • Op amp 72 generates an output signal V ⁇ p at output terminals 86 (see FIGURE 3b) .
  • V REF becomes less than V REF (1.2V)
  • the discharge diode 66 will pull the non-inverting input 81 of op amp 72 lower than input 82 and the output signal will rise quickly to a maximum level V MAX (FIGURE 3b) and remain at that maximum level until V RECT is greater than V REF .
  • V RECT and V z become greater than V REF
  • the integrating circuit (capacitor 68 and resistor 70) allow V- ⁇ p to decay to a minimum point V MIN where the output signal MMP remains until once again input signal V z is less than the predetermined signal V REF .
  • FIGURE 4 is a schematic block diagram of an appliance control apparatus according indicated generally at 90 to the present invention.
  • the appliance control apparatus 90 receives an alternating input signal or input AC power (V IN ) at input terminus 92.
  • Appliance control apparatus 90 has a connection terminus 94 to which an appliance (not shown) may be connected, as by plugging into a receptacle or other means known in the art, to receive a modified signal or modified AC power waveform based on the alternating signal presented at input terminus 92.
  • Appliance control apparatus 90 controls connection of input terminus 92 with connection terminus 94.
  • Appliance control apparatus 90 includes a reference signal generating unit indicated by the dashed enclosure at 96, and which includes a power supply 98 and a ramp generator 100.
  • Power supply unit 98 receives the alternating input signal V IN applied at input terminus 92 and generates a rectified AC signal V RECT on a line 97 to ramp generator 100.
  • Ramp generator 100 generates a periodic ramp waveform V ⁇ p on a line 102 to an appliance control unit 104.
  • Appliance control unit 104 also receives a set-point input signal V SET from a set-point signal terminus 106.
  • the input AC voltage V IN is supplied to appliance control unit 104 via lines 99.
  • Appliance control unit 104 compares V ⁇ , ⁇ (received via line 102) with set-point signal V SET (received via set-point signal terminus 106) and controls the amount of AC voltage applied to connection terminus 94 by changing the point at which the AC waveform starts conducting at each half cycle. This is also called phase-firing.
  • FIGURE 5 is a schematic block diagram of an embodiment of the present invention configured for controlling an electrical motor.
  • a motor control apparatus indicated generally at 91 receives an alternating input signal at an input terminus 92.
  • the alternating input signal is conveyed from input terminus 92 via lines 99 to an appliance control unit 105, indicated by a dashed enclosure.
  • the input signal received at input terminus 92 is also applied to a reference signal generating unit indicated by dashed enclosure 96, which unit is comprised of a power supply unit 98 and a ramp generator 100.
  • Power supply unit 98 provides an input rectified AC signal V RECT via a line 97 to ramp generator 100.
  • Ramp generator unit 100 generates a signal Vp ⁇ p and delivers signal V ⁇ p via line 102 to appliance control unit 105.
  • Appliance control unit 105 receives AC voltage from input terminus 92 via lines 99 and determines the number of AC voltage cycles (and the periodic relationship) to apply to connection terminus 94, dependent upon the V ⁇ p signal received at line 102 and a user-set-point signal V SET received via set-point signal terminus 106.
  • Appliance control unit 105 is configured differently for motor control apparatus 91 than appliance control unit 104 is configured for appliance control apparatus 90 (FIGURE 4).
  • Appliance control unit 105 is comprised of a counter 108, a digital-to-analog converting unit (DAC) 112, and a motor control unit 116.
  • Counter 108 receives signal on line 102 and generates a clock signal V CLK on a line 110.
  • DAC 112 receives clock signal V CLK on line 110 and generates a control signal V CONTROL on line 114.
  • Motor control unit 116 receives control signal V C0MTR0L from line 114 and a user-set-point signal V SET from set-point signal terminus 106.
  • V CONTROL and V SET have a predetermined relationship, motor control unit 116 effects connection of input terminus 92, via lines 99, with connection terminus 94 for a predetermined number of AC voltage cycles.
  • the upper limit V, ⁇ of reference signal V ⁇ p (FIGURE 3b) may be clamped at 11.5 volts DC, and the lower limit V M1N of reference signal may be clamped at 0. 7 volts DC.
  • V, ⁇ and V MIN Such a range of voltage between V, ⁇ and V MIN is desirable when, for example, a 0-10 volt DC electronically controlled fluorescent ballast and an incandescent light are each to be controlled by control apparatus 90.
  • An electronic ballast having an input impedance may load the 0-10V DC set-point signal V SET so that it falls within the range 0.6-10 volts DC. Since reference signal bottoms out at V MlN equal to 0.7 volts DC, the incandescent light can be turned completely off, and the fluorescent ballast and its associated fluorescent lamp can be set to minimum.
  • FIGURE 6 is an electrical schematic diagram of the preferred embodiment of an appliance control apparatus, indicated generally at 104, appropriate for controlling a lighting apparatus according to the present invention.
  • An input signal V RAMP appears on line 102 leading to an inverting input 120 of a comparator 122.
  • a set-point input signal is received at set-point signal terminus 106 and is applied through a resistor 107 to non-inverting input 124 of comparator 122.
  • Output terminal 126 of comparator 122 is coupled with a differentiator circuit indicated generally at 128.
  • Differentiator circuit 128 is comprised of resistor 130, diode 134 and capacitor 127.
  • the capacitor 127 connects comparator output 126 to a node 135, which in turn is connected in parallel by resistor 130 and diode 134 to ground.
  • V SET exceeds V ⁇ p (see FIGURE 3b)
  • the output signal at output terminal 126 of comparator 122 pulses high.
  • Differentiator circuit 128, which may also be described as a one-shot circuit, gates switching transistor 136 when the output signal at output terminal 126 pulses high and maintains switching transistor 136 in an on condition for approximately 1 millisecond (FIGURES 3b and 3d).
  • LED (light emitting diode) 140 in opto-isolator 138 is actuated through switching transistor 136 when switching transistor 136 is gated and LED 140 emits a light output to activate light sensitive element 142.
  • input signal V IN applied at pin 144, is applied to triggering line 146 of triac 148 to trigger triac 148 to enable V IN to be applied to pole A of connection terminus 94.
  • Pole B of connection terminus 94 is coupled with the common side of circuit configured for actuation of the appliance (not shown).
  • the triac signal on line 146 need not be held positive.
  • the triac 148 will continue to conduct AC current until V IN crosses 0 volts, whereupon triac 148 will shut off until another trigger pulse is received on line 146.
  • Establishing set-point signal V SET at a higher or lower magnitude will enable connection of input signal V IN to connection terminus 94 during a greater or lesser portion of each half-cycle of input signal V IN and, therefore, provide enabling power to the controlled appliance (not shown) for a greater or lesser portion of the respective half-cycles of input signal V 1N .
  • a dimming or brightening of a lighting fixture, or greater or lesser heating by a radiant heater may be effected.
  • Jumper points 150, 151 are provided for bypassing switching transistor 136 by a jumper wire, a switch, or other shorting device in order that a constant-on mode may be achieved for the appliance controlled by appliance control unit 104.
  • Capacitor 152 may be included in the set-point signal input circuit coupled with non-inverting input 124 of comparator 122 in order to filter AC components from the set-point signal. Such a precaution may be advisable, for example, when the appliance to be controlled is a fluorescent lighting unit.
  • FIGURE 7 is an electrical schematic diagram of the preferred embodiment of the appliance control apparatus appropriate for controlling a radiant heater according to the present invention.
  • This unit is substantially the same as the appliance control unit illustrated in FIGURE 6 for control of a lighting unit, with the exception that jumper points 150, 151 and capacitor 152 are not included in the appliance control unit illustrated in FIGURE 7. Accordingly, in order to avoid prolixity, a further detailed description of the appliance control unit illustrated in FIGURE 7 will not be undertaken.
  • FIGURES 8a-8f are timing diagrams of various waveforms associated with the motor control embodiment of the present invention.
  • the illustrated waveforms V RA MP - V C L K > V CO NTR O > V S E T and v ou ⁇ occur at various points in the circuit shown in FIGURE 9.
  • FIGURE 9 is a schematic block diagram of the motor control embodiment of the present invention.
  • an appliance control unit indicated generally at 105 receives a ramped waveform reference signal V ⁇ p on a line 102.
  • a representation of reference signal V ⁇ p in this motor control context is illustrated at FIGURE 8a.
  • a counter 108 generates a clock signal V CLK (FIGURE 8b) on a line 110.
  • Clock signal V CLK is applied to a three bit digital-to-analog converter (DAC) 112 via line 110.
  • DAC 112 generates a control signal V CONTROL (FIGURE 8c) on a line 114 that applies control signal V CONTROL to motor control unit 116.
  • Comparator 162 compares control signal V COM ⁇ ROL received at its noninverting input 164 with set-point signal V SEr received at its inverting input 160 and, in response to that comparison, generates an output signal V ou ⁇ (FIGURE 8e) at output terminal 166.
  • Output signal V ou ⁇ is employed with further components of motor control unit 116, as will be described in greater detail hereinafter in connection with FIGURE 10.
  • control signal V CONTROL as an asymmetrically periodized reference signal.
  • stairstep control signal V C0NTR0L in a first period steps up four levels to a maximum value V M consult then goes back to a low value, such as O.IV, for a time.
  • a nonzero voltage is chosen to actuate fan shutoff.
  • control signal V CONTROL steps only three steps to a maximum value V, ⁇ , then goes to a low value for a time.
  • control signal V CO TR O L is an asymmetrically periodized reference signal applied to line 114.
  • Noninverting input 164 of comparator 162 in motor control unit 116 receives control signal V CONTROL from line 114.
  • FIGURE 10 is an electrical schematic diagram of the preferred embodiment of the motor control embodiment of the present invention.
  • a reference signal is received at line 102 by a counter indicated by a dashed enclosure at 108.
  • Counter 108 is comprised of a Schmitt trigger NAND gate 170 connected to act as an inverter and wave shaper to create, for example, a twenty nanosecond rise and fall time on a line 172 to the CLK input 174 of an up-counter 176.
  • the Q 1( Q 2 , Q 3 outputs of up-counter 176 are connected to a resistor network indicated at 180 which comprises DAC 112. Outputs Q 1 and Q 3 of up-counter 176 are also connected with resistor network 180 via AND gate 178. Outputs Q 3 and Q 4 are further connected to a reset pin of a second counter 182 via a Schmitt trigger NAND gate 184, and Q, of this counter 182 is connected to reset pin 186 of up-counter 176.
  • This connection and interaction of counters 176, 182 generates counter outputs on line(s) 110 from counter 108 to DAC 112, summing to V C0NTR0L (FIGURE 8c) at node 114.
  • the five resistors composing resistor network 180 is configured appropriately to create an analog stairstep with eight possible steps (i.e., a three bit DAC) connected to the non-inverting input 164 of comparator 162.
  • Up-counter 176 will count in binary in response to receiving V CLK pulses on input 174, energizing selected ones of the outputs Q ! -Q 4 as it does so.
  • the supply voltage V cc as appearing on one or more of Q Q 3 creates the voltage levels on lines 110 which connects to resistor divider network 180 and yields the stairstep signal V CONTROL as shown in FIGURE 8c; therefore as more of the V CLK lines (110) are connected to V cc , the voltage at node 114 is raised.
  • a combination of outputs from Q 2 , Q 3 and Q 4 of counter 176 is used to reset counter 176 in an asymmetrically periodic fashion.
  • V C0NTR0L Two clocks later, 1110 will be reached, clocking counter 182 and resetting counter 176 to zero; the second stairstep cycle is therefore of shorter duration and of less amplitude than the first, stepping only three levels through five clock pulses.
  • the overall waveform V C0NTR0L then repeats.
  • the different levels of V C0NTR0L have a sufficiently long duration that each of them will correspond to either a fall line cycle or a half line cycle. Selection of a full cycle reduces motor heating caused by DC offset at lower speeds. Half cycles are permissible at higher speeds and allow more speed selection.
  • Resistor 165 is connected between output terminal 166 and non-inverting input 164 of comparator 162 to create hysteresis so that the motor (not shown) will shut off when set-point voltage V SET drops below a predetermined level, such as 0.3 volt.
  • the duration of time during which set-point signal V SET exceeds control signal V CONTROL is determined by the level at which set-point signal V s ⁇ r intersects control signal V CONTROL (FIGURE 8c) .
  • V SET goes to 0 volts, V ou ⁇ remains high, output triac 148 is not triggered, and there is no voltage applied to pole A of terminus 94.
  • V C0NTR0L between V M2 and V M1 will be involved with set-point signal V SET .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)
  • Control Of Ac Motors In General (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

Appareil (90) pour commander un appareil électrique couplé à une borne de sortie et configuré pour fonctionner en réponse à un signal d'entrée alternatif, tel que l'alimentation secteur. L'appareil comprend un générateur de signal de référence (96) pour recevoir le signal d'entrée et émettre un signal de référence (soit Vrampe ou Vcommande) en réponse à un signal d'entrée, et un circuit de commande (104) pour commander la connexion du signal d'entrée a la borne de sortie en réponse au signal de référence et à un signal de valeur de consigne défini par l'utilisateur.
EP96928109A 1995-08-09 1996-08-09 Appareil de commande pour appareil electrique a courant alternatif Withdrawn EP0843913A4 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US512814 1983-07-11
US08/512,814 US5804999A (en) 1995-08-09 1995-08-09 Appliance AC power control apparatus
PCT/US1996/012974 WO1997006598A1 (fr) 1995-08-09 1996-08-09 Appareil de commande pour appareil electrique a courant alternatif

Publications (2)

Publication Number Publication Date
EP0843913A1 true EP0843913A1 (fr) 1998-05-27
EP0843913A4 EP0843913A4 (fr) 1999-02-03

Family

ID=24040693

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96928109A Withdrawn EP0843913A4 (fr) 1995-08-09 1996-08-09 Appareil de commande pour appareil electrique a courant alternatif

Country Status (6)

Country Link
US (1) US5804999A (fr)
EP (1) EP0843913A4 (fr)
JP (1) JP2000512404A (fr)
AU (1) AU6770196A (fr)
CA (1) CA2229071C (fr)
WO (1) WO1997006598A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050035795A1 (en) * 2003-07-08 2005-02-17 Liu Chi Fai Circuit for optimizing zener diode bias current
JP4452487B2 (ja) * 2003-12-01 2010-04-21 セイコーＮｐｃ株式会社 Ｄ級増幅器
US20050253744A1 (en) * 2004-05-13 2005-11-17 Johnson Controls Technology Company Configurable output circuit and method
US7388413B1 (en) 2005-07-14 2008-06-17 Microsemi Corporation Ramp generator with fast reset
US7391242B1 (en) 2007-04-07 2008-06-24 Ball Newton E Sawtooth waveform generator
US8903577B2 (en) 2009-10-30 2014-12-02 Lsi Industries, Inc. Traction system for electrically powered vehicles
US8604709B2 (en) 2007-07-31 2013-12-10 Lsi Industries, Inc. Methods and systems for controlling electrical power to DC loads
US7598683B1 (en) 2007-07-31 2009-10-06 Lsi Industries, Inc. Control of light intensity using pulses of a fixed duration and frequency
CN102129047A (zh) * 2010-01-18 2011-07-20 鸿富锦精密工业（深圳）有限公司 电源供应器测试装置
US9601919B2 (en) 2011-10-31 2017-03-21 Trane International Inc. Time delay with control voltage sensing

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4413217A (en) * 1980-07-07 1983-11-01 Cynex Manufacturing Corporation Power factor controller

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4044296A (en) * 1976-01-14 1977-08-23 Sundstrand Corporation Electronic voltage regulator for three-phase generators
US4238723A (en) * 1977-11-30 1980-12-09 Jenks William C Power control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4413217A (en) * 1980-07-07 1983-11-01 Cynex Manufacturing Corporation Power factor controller

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO9706598A1 *

Also Published As

Publication number Publication date
WO1997006598A1 (fr) 1997-02-20
AU6770196A (en) 1997-03-05
CA2229071A1 (fr) 1997-02-20
CA2229071C (fr) 2000-06-13
JP2000512404A (ja) 2000-09-19
US5804999A (en) 1998-09-08
EP0843913A4 (fr) 1999-02-03

Similar Documents

Publication Publication Date Title
US6356038B2 (en) Microcomputer-controlled AC power switch controller and DC power supply method and apparatus
US6225759B1 (en) Method and apparatus for controlling lights
US6727662B2 (en) Dimming control system for electronic ballasts
JP5584919B2 (ja) 調光器トリガ回路、調光システムおよび調光可能デバイス
CN100394347C (zh) 具有改进纹波控制的调光电路
MXPA06014428A (es) Aparatos y metodos para regular el suministro de energia electrica.
EP0885415B1 (fr) Circuit de commande a triacs
US5804999A (en) Appliance AC power control apparatus
EP0090044A1 (fr) Variateur de lumiere pour ballast a semiconducteur
EP1767067A1 (fr) Reglage de l'intensite lumineuse d'une lampe par derivation d'interruption de phase
CA1165391A (fr) Controleur declenche par la phase sans decalage
US5550463A (en) Power supply connected in parallel with solid state switch for phase control of average power to a load
EP0184659B1 (fr) Appareil de multiplexage pour circuits commandés en phase
US4968927A (en) AC power control
US5477111A (en) Triac drive for lighting and for inductive load control
EP0489462B1 (fr) Système amélioré pour commande de déclenchement d'un triac en combinaison avec un détecteur
US6160360A (en) Power control with reduced radio frequency interference
US4119905A (en) Programmable alternating current switch
EP0268487B1 (fr) Dispositif de réglage de la lumière
CA2528061A1 (fr) Dispositif d'economie d'energie et procede destine a une charge resistante et/ou inductive et/ou capacitive
AU648602B2 (en) Improved system for triac trigger control in combination with a sensing element
SU875631A1 (ru) Электронный ключ
US5138205A (en) Synchronized thyristor firing control
CN117099483A (zh) 光关断衰落时间控制
AU643504B2 (en) Electrical power control means

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19980309

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

A4 Supplementary search report drawn up and despatched

Effective date: 19981223

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17Q First examination report despatched

Effective date: 20000324

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20010418