EP0842461A1 - Circuitry for supplying the base bias voltage of current source transistors in bipolar ic circuits - Google Patents
Circuitry for supplying the base bias voltage of current source transistors in bipolar ic circuitsInfo
- Publication number
- EP0842461A1 EP0842461A1 EP96924768A EP96924768A EP0842461A1 EP 0842461 A1 EP0842461 A1 EP 0842461A1 EP 96924768 A EP96924768 A EP 96924768A EP 96924768 A EP96924768 A EP 96924768A EP 0842461 A1 EP0842461 A1 EP 0842461A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- resistor
- circuit
- resistance
- voltage
- reference circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001419 dependent effect Effects 0.000 claims abstract description 4
- 239000000463 material Substances 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000014509 gene expression Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000000087 stabilizing effect Effects 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 102000003745 Hepatocyte Growth Factor Human genes 0.000 description 1
- 108090000100 Hepatocyte Growth Factor Proteins 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/22—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only
- G05F3/222—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only with compensation for device parameters, e.g. Early effect, gain, manufacturing process, or external variations, e.g. temperature, loading, supply voltage
- G05F3/227—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only with compensation for device parameters, e.g. Early effect, gain, manufacturing process, or external variations, e.g. temperature, loading, supply voltage producing a current or voltage as a predetermined function of the supply voltage
Definitions
- Bandgap reference circuits e.g. from Tietze, Schenk: Semiconductor circuit technology, 5th ed. Berlin Heidelberg New York 1980, Figs. 16.29 and 16.30, and 9th ed., Berlin Heidelberg New York Tokyo 1991, Figs. 18.29 to 18.31, are known per se a constant voltage of, for example, about 1.2 V regardless of the temperature and resistance tolerances.
- a base bias is required for current source transistors, which has a certain dependency with regard to the temperature and the resistance tolerances, namely in such a way that the current supplied by the current sources causes a constant voltage drop across the load resistors through which this current flows.
- Such a dependency is brought about in practice with the aid of a correspondingly modified bandgap reference circuit.
- the base bias voltage is routed to the individual circuit blocks via distributor circuits. This circuit principle, which is common in practice, is shown in FIG. 1, in which the modified bandgap reference circuit is denoted by B and two distributor circuits by V.
- the distributor circuit V outlined in FIG. 2 essentially consists of an input stage E, a of variations in the supply voltage independent inverter J and an output driver A.
- the input stage E is formed with ei ⁇ nem with the input voltage applied Uj_ n transistor T 4 and an upstream him in a series circuit chen same transistor T3.
- the inverter J (known in principle from DE-C3-2 533 199, FIG. 1) is provided with a series connection of a first transistor T 1 and the same, provided with a collector resistor R; L and an emitter resistor R 2 second transistor T2 formed.
- The known in principle e.g. from DE-C3-2 849 231 and DE-C2-2 849 153)
- Output driver A is formed with an emitter follower Tg, Rg and an identical transistor T5 connected in series with its transistor Tg.
- the distributor circuit V is an input voltage U in an equally large output voltage U out at:
- UgEj denotes the base-emitter voltage of a jth transistor Tj.
- U EI U BE2
- U BE3 U BE 4 un ⁇ ⁇
- U B E 5 U B E 6
- resistors Different types are available in modern semiconductor technologies. For example, in Siemens B6HF technology, three different types of resistance with different surface resistances can be used, which behave differently depending on the temperature and which can have different variations during manufacture. If one adapts a modified band gap circuit to such a resistance type, then the Voltage drop (URQ, URE in FIG D may be constant on resistors of this type, but on resistors of the other types may depend on the temperature and on parameter variations due to production process fluctuations.
- URQ Voltage drop
- U n base voltage
- the invention shows a way to supply a base bias for current source transistors in bipolar IC circuits without having to set up a separate bandgap reference circuit for each type of resistor.
- the invention relates to a circuit arrangement for the basic bias supply of current source transistors in bipolar IC circuits, with a bandgap reference circuit for supplying a base bias dependent on the temperature and resistance tolerances in such a way that the current supplied by the current source transistors arrives load resistors through which this current causes a constant voltage drop, and at least one downstream distribution circuit with an input stage, an output driver and a corresponding intermediate inverter, which is formed with a series circuit of a first transistor, a first resistor, a second transistor and a second resistor connected to the supply voltage;
- This circuit arrangement according to the invention is characterized in that for the base bias supply of current source transistors of a different type of resistor than the one for which the bandgap reference circuit is designed, in the associated distributor or, in other words, conversion circuit, the second resistor is of the resistance type for which the bandgap reference circuit is designed, and the first resistance is formed by the series connection of a resistance of this same resistance type and a resistance of the other resistance type.
- FIG. 1 shows a basic circuit diagram of a circuit arrangement for basic bias supply of current source transistors in bipolar IC circuits
- FIG. 2 shows a simplified circuit diagram of one contained therein
- FIG. 3 shows a basic circuit diagram of a circuit arrangement for basic bias voltage supply of current source transistors of different resistance types; 4 illustrates the structure of resistances, and FIG. 5 shows simulation results.
- the distributor circuit V sketched in FIG. 2 essentially consists of an input stage E formed with a transistor T 4 , which is supplied with the input voltage u in, and an identical transistor T 3 connected upstream of it in a series circuit , one with two identical transistors T] _, T 2 , the second transistor T 2 of which is provided with a collector resistor R j and an emitter resistor R 2 , formed and independent of fluctuations in the supply voltage inverter J and one with an emitter follower Tg, Rg and one Output driver A formed in series with the same transistor T5 connected to the same transistor Tg.
- a conventional distributor circuit V is then used, as is outlined in FIG. set which has the structure outlined in FIG. 2 and which supplies a base bias U p with which the voltage drop across p-doped resistors (PRc / PRE) fluctuates as little as possible.
- a distributor or conversion circuit V which supplies a base bias voltage U n with which the voltage drop occurs n-doped resistors ( n Rc, ⁇ RE) change as little as possible.
- the voltage drop URI becomes greater than the voltage drop UR 2 ; the voltage U n is therefore in accordance with Eq. Be (3) is smaller al ⁇ up, so that with the thus reduced base bias voltage of the current sources (Q n) with n-doped Wider ⁇ stands (n Rc, ⁇ RE) d i e at these sloping kon ⁇ stresses remain constant. The same stabilizing effect occurs when the n-doped resistors scatter to smaller values.
- the voltage U & 2 becomes greater than the voltage UJ Q because the resistance value of the resistor R 2 increases more than the resistance value of the resistor Ri.
- the voltage becomes U n should therefore be greater than the voltage U p , which is reduced to larger values by the bandgap circuit because of the scattering of the p-doped resistors. With appropriate dimensioning, the voltage U n then remains constant.
- the modified band gap reference circuit B is dimensioned for current sources with p-doped resistors and generates a base voltage U p for current sources with p-doped resistors;
- the temperature response of the resistors should be disregarded in the following consideration, since it is implicit in the scatter.
- the distributor circuit or, in other words, converter circuit V generates the voltage U n from the voltage U p in accordance with
- dU n dU p + ⁇ dT + - ⁇ dx p + ⁇ dx n (7) ⁇ T öx p dx n
- condition (10b) means that the conversion circuit V cancels the voltage correction caused by a scatter (x p ) of p-doped resistors, and with the fulfillment of the
- Condition (10c) is a voltage correction caused by a scattering ( ⁇ n ) of n-doped resistors.
- the bias voltage U v can advantageously be derived from a plurality of base-emitter voltages, so that the term (U v - 2 -ÜBE) can be expressed by m-UßE, a practical value for m i ⁇ t 2.5 .
- the resistance Ri which is made to a fraction (1- ⁇ ) of p-doped silicon and the fraction ⁇ of n-doped silicon, scatters according to the relationship
- R 1 [(l- ⁇ ) x p + ⁇ x n ] R. (14)
- U n is consequently a function of Up, x p , x n and - via the temperature dependence of the base-emitter voltage - also of T.
- the resistance Ri of the distribution or conversion circuit V in the exemplary embodiment considered here must therefore consist of 4% of the material for which the modified band gap Reference circuit B is not designed and to which it must therefore be adapted by means of the conversion circuit V. If polysilicon resistors with different doping materials are involved, the resistor Ri must be implemented with two resistors of the two types connected in series. In order not to form any asymmetries with regard to the contact holes, the resistor R 2 should also be constructed from a series connection of two resistors, both of which consist of the resistance material of the band gap reference circuit B.
- resistor Ri can be very easily with the aid of a Mask, which covers only part of the resistance, as a series circuit of a high (p + ) and a low (p ⁇ ) p-doped resistor. This can also be seen from FIG.
- the respective mask is designated by M.
- the resistor Ri is then heavily p-doped in its right part and has a sheet resistance value of, for example, 60 ohms / square, while it is weakly p-doped in its left part (just like the entire resistor R 2 ) and has a sheet resistance value of, for example 1000 ohms / square.
- FIG. 5 also shows a simulation result in two diagrams, the voltage drop across a heavily p-doped resistor (p + resistor) in the upper diagram and the voltage drop across a weakly p-doped resistor in the lower diagram (p ⁇ - Resistance) above the scatter factor of the p + resistance value for various temperatures (temp) and scatter values (xr) of the (in the bandgap reference circuit B
- temp temperatures
- xr scatter values
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Control Of Electrical Variables (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19528209A DE19528209C1 (en) | 1995-08-01 | 1995-08-01 | Base bias voltage supply circuit for bipolar IC current source transistors |
DE19528209 | 1995-08-01 | ||
PCT/DE1996/001364 WO1997005537A1 (en) | 1995-08-01 | 1996-07-24 | Circuitry for supplying the base bias voltage of current source transistors in bipolar ic circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0842461A1 true EP0842461A1 (en) | 1998-05-20 |
EP0842461B1 EP0842461B1 (en) | 1999-05-12 |
Family
ID=7768399
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP96924768A Expired - Lifetime EP0842461B1 (en) | 1995-08-01 | 1996-07-24 | Circuitry for supplying the base bias voltage of current source transistors in bipolar ic circuits |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0842461B1 (en) |
AT (1) | ATE180067T1 (en) |
CA (1) | CA2228387A1 (en) |
DE (2) | DE19528209C1 (en) |
ES (1) | ES2134629T3 (en) |
WO (1) | WO1997005537A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103905028A (en) * | 2012-12-25 | 2014-07-02 | 中芯国际集成电路制造(上海)有限公司 | Signal receiver and signal transmitting device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2533199C3 (en) * | 1975-07-24 | 1981-08-20 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for generating an auxiliary voltage that is independent of changes in the supply voltage |
DE2849153C2 (en) * | 1978-11-13 | 1982-08-19 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for generating a constant auxiliary DC voltage |
DE2849231C3 (en) * | 1978-11-13 | 1981-12-03 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for compensating the internal resistance of a voltage source formed by an emitter follower |
DE3213838A1 (en) * | 1982-04-15 | 1983-10-27 | Philips Patentverwaltung Gmbh, 2000 Hamburg | INTEGRATED CIRCUIT ARRANGEMENT WITH A VOLTAGE CURRENT TRANSFORMER |
US4808908A (en) * | 1988-02-16 | 1989-02-28 | Analog Devices, Inc. | Curvature correction of bipolar bandgap references |
KR920010633A (en) * | 1990-11-30 | 1992-06-26 | 김광호 | Reference voltage generation circuit of semiconductor memory device |
US5291122A (en) * | 1992-06-11 | 1994-03-01 | Analog Devices, Inc. | Bandgap voltage reference circuit and method with low TCR resistor in parallel with high TCR and in series with low TCR portions of tail resistor |
-
1995
- 1995-08-01 DE DE19528209A patent/DE19528209C1/en not_active Expired - Fee Related
-
1996
- 1996-07-24 AT AT96924768T patent/ATE180067T1/en not_active IP Right Cessation
- 1996-07-24 EP EP96924768A patent/EP0842461B1/en not_active Expired - Lifetime
- 1996-07-24 WO PCT/DE1996/001364 patent/WO1997005537A1/en active IP Right Grant
- 1996-07-24 ES ES96924768T patent/ES2134629T3/en not_active Expired - Lifetime
- 1996-07-24 CA CA002228387A patent/CA2228387A1/en not_active Abandoned
- 1996-07-24 DE DE59601894T patent/DE59601894D1/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO9705537A1 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103905028A (en) * | 2012-12-25 | 2014-07-02 | 中芯国际集成电路制造(上海)有限公司 | Signal receiver and signal transmitting device |
Also Published As
Publication number | Publication date |
---|---|
DE59601894D1 (en) | 1999-06-17 |
CA2228387A1 (en) | 1997-02-13 |
EP0842461B1 (en) | 1999-05-12 |
ES2134629T3 (en) | 1999-10-01 |
DE19528209C1 (en) | 1996-08-29 |
WO1997005537A1 (en) | 1997-02-13 |
ATE180067T1 (en) | 1999-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3001552C2 (en) | ||
DE19530472B4 (en) | Constant current circuit | |
DE2154904C3 (en) | Temperature compensated DC reference voltage source | |
DE2951835C2 (en) | ||
EP0160836B1 (en) | Temperature sensor | |
DE1906213B2 (en) | Current control circuit | |
DE102017125831B4 (en) | Band gap reference voltage circuit, cascaded band gap reference voltage circuit and method for generating a temperature stable reference voltage | |
DE3418906A1 (en) | TEMPERATURE COMPENSATION CIRCUIT | |
DE2440795B2 (en) | Temperature-dependent voltage transmitter | |
DE2646366C2 (en) | Current stabilization circuit | |
DE102011001346A1 (en) | Low noise bandgap references | |
DE3106703A1 (en) | INTEGRATED SEMICONDUCTOR CIRCUIT WITH TEMPERATURE COMPENSATION | |
EP0080567A2 (en) | Semiconducter integrated current source | |
EP0952508B1 (en) | Generating circuit for reference voltage | |
DE2750998A1 (en) | REFERENCE VOLTAGE CIRCUIT | |
DE2635218A1 (en) | ARRANGEMENT FOR PROTECTING A TRANSISTOR | |
EP0897143B1 (en) | Band gap reference voltage source and method for its operation | |
DE3230429C2 (en) | ||
EP0842461A1 (en) | Circuitry for supplying the base bias voltage of current source transistors in bipolar ic circuits | |
DE2241621C3 (en) | Voltage regulating device | |
DE69018870T2 (en) | Bipolar transistor circuit with distortion compensation. | |
DE1075746B (en) | Device for temperature compensation of a flat transistor | |
DE69005649T2 (en) | Voltage generator circuit. | |
DE68925305T2 (en) | Current limiting circuit with unit gain | |
DE3106528C2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE ES FR GB IT LI SE |
|
17P | Request for examination filed |
Effective date: 19980121 |
|
17Q | First examination report despatched |
Effective date: 19980520 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE ES FR GB IT LI SE |
|
REF | Corresponds to: |
Ref document number: 180067 Country of ref document: AT Date of ref document: 19990515 Kind code of ref document: T |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: SIEMENS SCHWEIZ AG Ref country code: CH Ref legal event code: EP |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 19990616 Year of fee payment: 4 |
|
REF | Corresponds to: |
Ref document number: 59601894 Country of ref document: DE Date of ref document: 19990617 |
|
ET | Fr: translation filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 19990708 Year of fee payment: 4 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 19990713 Year of fee payment: 4 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 19990721 Year of fee payment: 4 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19990723 Year of fee payment: 4 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19990707 |
|
ITF | It: translation for a ep patent filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19990917 Year of fee payment: 4 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2134629 Country of ref document: ES Kind code of ref document: T3 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000724 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000724 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000725 Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000725 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000731 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000731 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000731 |
|
BERE | Be: lapsed |
Owner name: SIEMENS A.G. Effective date: 20000731 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20000724 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
EUG | Se: european patent has lapsed |
Ref document number: 96924768.3 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20010330 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20010501 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20020603 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050724 |