EP0685830A1 - Améliorations concernant les modulateurs de lumière spatiaux - Google Patents

Améliorations concernant les modulateurs de lumière spatiaux Download PDF

Info

Publication number
EP0685830A1
EP0685830A1 EP95108531A EP95108531A EP0685830A1 EP 0685830 A1 EP0685830 A1 EP 0685830A1 EP 95108531 A EP95108531 A EP 95108531A EP 95108531 A EP95108531 A EP 95108531A EP 0685830 A1 EP0685830 A1 EP 0685830A1
Authority
EP
European Patent Office
Prior art keywords
bit
frame
reset
loading
segments
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP95108531A
Other languages
German (de)
English (en)
Inventor
Donald B. Doherty
Robert J. Gove
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/259,402 external-priority patent/US5497172A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0685830A1 publication Critical patent/EP0685830A1/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2033—Display of intermediate tones by time modulation using two or more time intervals using sub-frames with splitting one or more sub-frames corresponding to the most significant bits into two or more sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3433—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using light modulating elements actuated by an electric field and being other than liquid crystal devices and electrochromic devices
    • G09G3/346—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using light modulating elements actuated by an electric field and being other than liquid crystal devices and electrochromic devices based on modulation of the reflection angle, e.g. micromirrors

Definitions

  • This invention relates to spatial light modulators used for image display systems, and more particularly to loading spatial light modulators with image data.
  • SLMs spatial light modulators
  • CRTs cathode ray tubes
  • Digital micro-mirror devices are a type of SLM, and may be used for either direct-view or projection display applications.
  • a DMD has an array of micro-mechanical pixel elements, each having a tiny mirror that is individually addressable by an electronic signal. Depending on the state of its addressing signal, each mirror element tilts so that it either does or does not reflect light to the image plane.
  • Other SLMs operate on similar principles, with an array of pixel elements that may emit or reflect light simultaneously with other pixel elements, such that a complete image is generated by addressing pixel elements rather than by scanning a screen.
  • Another example of an SLM is a liquid crystal display (LCD) having individually driven pixel elements. Typically, displaying each frame of pixel data is accomplished by loading memory cells so that pixel elements can be simultaneously addressed.
  • LCD liquid crystal display
  • PWM pulse-width modulation
  • pixel intensities are quantized, such that black is 0 time slices, the intensity level represented by the LSB is 1 time slice, and maximum brightness is 2 n -1 time slices.
  • Each pixel's quantized intensity determines its on-time during a frame period.
  • each pixel with a quantized value of more than 0 is on for the number of time slices that correspond to its intensity.
  • the viewer's eye integrates the pixel brightness so that the image appears the same as if it were generated with analog levels of light.
  • each bit-plane For addressing SLMs, PWM calls for the data to be formatted into "bit-planes", each bit-plane corresponding to a bit weight of the intensity value. Thus, if intensity is represented by an n-bit value, each frame of data has n bit-planes. Each bit-plane has a 0 or 1 value for each pixel element.
  • each bit-plane is separately loaded and the pixel elements addressed according to their associated bit-plane values. For example, the bit-plane representing the LSBs of each pixel is displayed for 1 time slice, whereas the bit-plane representing the MSBs is displayed for 2n/2 time slices. Because a time slice is only 33.3/255 milliseconds, the SLM must be capable of loading the LSB bit-plane within that time. The time for loading the LSB bit-plane is the "peak data rate".
  • One aspect of the invention is a method of pulse-width modulating frames of data used by a spatial light modulator having individually addressable pixel elements.
  • the display period for each frame of data is divided into a number of time slices.
  • Each frame of data is formatted into bit-planes, with each bit-plane having one bit of data for each pixel element and representing a bit-weight of the intensity value to be displayed by that pixel element.
  • Each bit-plane has a display time corresponding to a number of time slices.
  • the bit-planes are then sub-formatted into reset groups, each reset group having data for a group of pixel elements to be addressed at a different time from other pixel elements.
  • the display times of reset groups from bit-planes of one or more of the more significant bit weights are segmented into two or more segments, which permits those display times to be distributed throughout the frame period.
  • the loading of memory cells associated with the pixel elements is then performed in three phases. First, front-frame loading loads about half of the segments, such that, for all reset groups, segments having the same bit weight are loaded at substantially the same time. Then, mid-frame loading loads the reset groups of bit-planes of one or more of the less significant bits. Finally, end-frame loading loads the remaining segments, such that for all reset groups, segments having the same bit-weight are loaded at substantially the same time.
  • a technical advantage of the invention is that successfully implements data loading for split reset configurations. It provides good picture quality, both when the image is in motion and when it is still, by combining features of different data loading methods. The method does not require increased bandwidth or result in lower light efficiency, as compared to other split reset addressing methods.
  • FIGS 1 and 2 are block diagrams of image display systems, each having an SLM that is addressed with a split-reset PWM data loading method in accordance with the invention.
  • Figure 3 illustrates the SLM of Figures 1 and 2, configured for split-reset addressing.
  • Figure 4 illustrates an example of a data loading sequence in accordance with the invention.
  • Figure 5 further illustrates the loading of the less significant bits of the sequence of Figure 4.
  • Figure 6 illustrates another example of a data loading sequence in accordance with the invention.
  • Figure 1 is a block diagram of a projection display system 10, which uses an SLM 15 to generate real-time images from a analog video signal, such as a broadcast television signal.
  • Figure 2 is a block diagram of a similar system 20, in which the input signal already represents digital data. In both Figures 1 and 2, only those components significant to main-screen pixel data processing are shown. Other components, such as might be used for processing synchronization and audio signals or secondary screen features, such as closed captioning, are not shown.
  • Signal interface unit 11 receives an analog video signal and separates video, synchronization, and audio signals. It delivers the video signal to A/D converter 12a and Y/C separator 12b, which convert the data into pixel-data samples and which separate the luminance ("Y") data from the chrominance (“C”) data, respectively.
  • A/D converter 12a and Y/C separator 12b which convert the data into pixel-data samples and which separate the luminance ("Y") data from the chrominance (“C”) data, respectively.
  • Y/C separator 12b convert the data into pixel-data samples and which separate the luminance ("Y") data from the chrominance (“C”) data, respectively.
  • the signal is converted to digital data before Y/C separation, but in other embodiments, Y/C separation could be performed before A/D conversion, using analog filters.
  • Processor system 13 prepares the data for display, by performing various pixel data processing tasks.
  • Processor system 13 includes whatever processing memory is useful for such tasks, such as field and line buffers.
  • the tasks performed by processor system 13 may include linearization (to compensate for gamma correction), colorspace conversion, and line generation. The order in which these tasks are performed may vary.
  • Display memory 14 receives processed pixel data from processor system 13. It formats the data, on input or on output, into "bit-plane” format, and delivers the bit-planes to SLM 16 one at a time.
  • the bit-plane format permits each pixel element of SLM 15 to be turned on or off in response to the value of 1 bit of data at a time.
  • display memory 14 is a "double buffer” memory, which means that it has a capacity for at least two display frames. The buffer for one display frame can be read out to SLM 15 while the buffer another display frame is being written. The two buffers are controlled in a "ping-pong" manner so that data is continuously available to SLM 15.
  • SLM 15 As discussed in the Background, the data from display memory is delivered in bit-planes to SLM 15.
  • SLM 15 could be an LCD-type SLM. Details of a suitable SLM 15 are set out in U.S. Patent No. 4,956,619, entitled “Spatial Light Modulator", which is assigned to Texas Instruments Incorporated, and incorporated by reference herein.
  • DMD 15 uses the data from display memory 14 to address its pixel elements. The "on” or "off' state of each pixel element in the array of DMD 15 forms an image.
  • U.S. Patent No. 5,278,652 entitled “DMD Architecture and Timing for Use in a Pulse-Width Modulated Display System" describes a method of formatting video data for use with a DMD-based display system and a method of addressing them for PWM displays.
  • This patent application is assigned to Texas Instruments Incorporated, and is incorporated herein by reference.
  • Some of the techniques discussed therein include clearing blocks of pixel elements, using extra "off' times to load data, and of breaking up the time in which the more significant bits are displayed into smaller segments. These techniques could be used for any SLM using PWM.
  • Display optics unit 16 has optical components for receiving the image from SLM 15 and for illuminating an image plane such as a display screen.
  • image plane such as a display screen.
  • the bit-planes for each color could be sequenced and synchronized to a color wheel that is part of display optics unit 16.
  • the data for different colors could be concurrently displayed on three SLMs and combined by display optics unit 16.
  • Master timing unit 17 provides various system control functions.
  • FIG. 3 illustrates the pixel element array of SLM 15, configured for split-reset addressing. Only a small number of pixel elements 31 and their related memory cells 32 are explicitly shown, but as indicated, SLM 15 has additional rows and columns of pixel elements 31 and memory cells 32. A typical SLM 15 has hundreds or thousands of such pixel elements 31.
  • sets of four pixel elements 31 share a memory cell 32.
  • this divides SLM 15 into four reset groups of pixel elements 31.
  • the data for these reset groups is formatted into reset group data.
  • p is the number of pixels
  • q is the number of reset groups
  • a bit-plane having p number of bits is formatted into a reset group having p/q bits of data.
  • the reset groups are divided "horizontally" in the sense that every fourth line of pixel elements 31 belongs to a different reset group.
  • Figure 3 illustrates how a single memory cell 32 serves multiple pixel elements 31.
  • Pixel elements 31 are operated in a bistable mode. The switching of their states from on to off is controlled by loading their memory cells 32 with a bit of data and applying a voltage indicated by that bit to address electrodes connected to the pixel elements via address lines 33. Then, the state of the pixel element 31 is switched, in accordance with the voltage applied to each, by means of a reset signal via reset lines 34. In other words, for each set of four pixel elements 31, either 1 or a 0 data value is delivered to their memory cell 32, and applied to these pixel elements 31 as a "+" or "-" voltage. Signals on the reset lines 34 determine which pixel element 31 in that set will change state.
  • split-reset addressing is that only a subset of the entire SLM array is loaded at one time. In other words, instead of loading an entire bit-plane of data at once, the loading for reset groups of that bit-plane's data occurs at different times within the frame period.
  • a reset signal determines which pixel element 31 associated with a memory cell 32 will be turned on or off.
  • the pixel elements 31 are grouped into sets of four pixel elements 31, each from a different reset group. Each set is in communication with a memory cell 32.
  • pixel elements 31 from each of the first four lines, each belonging to a different reset group share the same memory cell 32.
  • the pixel elements 31 from each of the next four lines would also share memory cells 32.
  • the number of pixel elements 31 associated with a single memory cell 32 is referred to as the "fanout" of that memory cell 32.
  • the fanout could be some other number. A greater fanout results in the use of fewer memory cells 32 and a reduced amount of data loading within each reset period, but requires more resets per frame.
  • each set of four pixel elements 31 four reset lines 34 control the times when the pixel elements 31 change state.
  • Each pixel element 31 in this set is connected to a different reset line 34. This permits each pixel element 31 in a set to change its state at a different time from that of the other pixel elements 31 in that set. It also permits an entire reset group to be controlled by a common signal on its reset lines 34.
  • the reset lines 34 provide a reset signal to cause the states of those pixel elements 31 to change in accordance with the data in their associated memory cells 32. In other words, the pixel elements 31 retain their current state as the data supplied to them changes, and until receiving a reset signal.
  • PWM addressing sequences for split-reset SLM's are devised in accordance with various heuristic rules.
  • One rule is that the data for no more than one reset group can be loaded at the same time. In other words, the loading of different reset groups must not conflict.
  • Other "optional" rules are described in Atty Dkt No. TI-17333, assigned to Texas Instruments Incorporated and incorporated by reference herein.
  • One aspect of the invention is the recognition that when split-reset loading is used for PWM, certain loading sequences cause visual artifacts, which can be avoided by modifications to the loading sequence. Moreover, certain artifacts are related to the type of image being displayed.
  • a first type of artifact occurs during still images and is seen as a contouring of particular levels in the image as a function of rapid eye motion, motion of the SLM, or interruptions such as caused by hand waving in front of the face.
  • This artifact is avoided by dividing the display times of the bit-planes of the more significant bits into smaller segments. For example, for a frame period having 255 time slices and 8-bit pixel values, the MSB, bit 7, is represented by an on or off time of 128 time slices.
  • the MSB bit-plane data for each reset group is loaded at different times but displayed for this 128 time-slice duration. These 128 time slices can be divided into segments. Typically, the segments are of equal duration, but this is not necessary.
  • the loading for the segments is distributed throughout the frame period. This loading method is referred to as an "interleaving method".
  • the bit-planes selected for segmentation could be any one or more of the bit-planes other than that of the LSB.
  • a second type of artifact occurs during motion images, where the viewer tracks the object undergoing motion. This artifact is avoided by localizing as much illumination as possible into an instantaneous burst. Subject to the rule that no two reset groups can be loaded at once, data for the same bit-weights of all reset groups are loaded near together in time. This addressing method is referred to as a "alignment method".
  • Figures 4 - 6 illustrate how aspects of both interleaving and aligning can be combined to result in a data loading sequence that minimizes visual artifacts for both still and motion images.
  • 8-bit pixel values are assumed, so as to provide 256 levels of brightness resolution.
  • 4 reset groups are assumed.
  • the same concepts are applicable to pixel values with a different resolution, as well as to SLMs having fewer or more reset groups.
  • Figures 4 and 5 illustrate one example of a method of loading data formatted for PWM on a split-reset SLM. This method combines features of both interleaving and aligning. Bit-plane segments (for bits 5 - 7) or unsegmented bit-planes (for bits 0 - 4) are loaded in the basic sequence illustrated in Figure 4. Each reset group is loaded in this same sequence, with the exception being the unsegmented bit-planes (bits 0 - 4), whose loading sequence is illustrated in Figure 5.
  • Figures 4 and 5 are intended to illustrate loading sequences as opposed to display timing -- an example of both loading sequence and display timing is illustrated in Appendix A.
  • the more significant bits (bits 5 - 7) are split into segments, which are distributed throughout the frame period.
  • the distribution of the more significant bit segments is time-ordered rather than random.
  • the time-ordering calls for loading the more significant bits in a regular sequence such that segments of the same bit weight are displayed at nearly the same time for all reset groups.
  • the bit-planes for the less significant bits are loaded during the middle of the frame period.
  • bits 7 - 5 are broken into segments.
  • Bit 7 has 14 segments, bit 6 has 8, and bit 5 has 4.
  • Each segment is 16 time slices long, except for two segments of bit 7, one immediately before and one immediately after the less significant bits. As explained below, these two segments may be used as "buffer segments" when there is a large number of reset groups. If the number of reset groups is small, the buffer segments may not be required and all segments of a bit-plane could be a constant size.
  • the less significant bits, bits 4 - 0, are not broken into segments. Bit 4 has 16 LSB periods, bit 3 has 8, bit 2 has 4, bit 1 has 2, and bit 0 has 1.
  • each frame of data has three phases -- front-frame loading, mid-frame loading, and end-frame loading.
  • front-frame loading the segments for bits 5 - 7 are loaded in a regular sequence.
  • regular is meant that each reset group is loaded in the same sequence.
  • mid-frame loading bits 0 - 4 are loaded.
  • the loading sequence of bits 0 - 4 varies among the reset groups so as to avoid conflicts.
  • end-frame loading all segments of bits 5 - 7 remaining in the frame are loaded in a regular pattern.
  • the loading of corresponding segments or unsegmented bit-planes is staggered by at least one time slice.
  • the staggering satisfies the rule that no two reset groups can be loaded at the same time.
  • Figure 5 illustrates an example of the mid-frame loading of the less significant bits, which varies among reset groups.
  • there are four reset groups designated as RG(1), RG(2), RG(3) and RG(4).
  • RG(1), RG(2), RG(3) and RG(4) the smaller the number of reset groups, the simpler it is to avoid loading conflicts.
  • Figures 4 and 5 also illustrate the relationship between the number of loads per frame and the number of time slices per frame.
  • the number of loads per frame cannot exceed the number of time slices of a frame.
  • the number of loads per frame is the number of segments and unsegmented bit-planes, times the number of reset groups.
  • for each reset group there are 14+8+4 (26) segments of bits 7 - 5 and 5 bit-planes for bits 4 - 0.
  • there are 26+5 31 loads per frame per reset group.
  • Appendix A illustrates how the loading sequence of Figures 4 and 5 may be adapted for SLMs having a larger number of reset groups.
  • the number of time slices required to load data per frame increases.
  • Each segment of bits 7 - 5 and each bit-plane for bits 4 - 0 is displayed for twice as many time slices. For example, the LSB bit-plane is displayed for two time slices rather than one.
  • the number of loads for the less significant bits may increase past the time slices that they are allocated.
  • an SLM that has 16 reset groups and follows the sequence of Figure 4
  • 5 * 16 80 loads to load bits 4 - 0.
  • the mid-frame loading of bits 4 - 0 is allocated a total of only 62 time slices.
  • the staggering of the reset group load times is increased.
  • the loading for the first bit-plane is delayed by 3 times slices from one reset group to the next.
  • Figure 6 illustrates another method of split-reset PWM addressing. Like Figures 4 and 5, Figure 6 illustrates a sequence that combines features of both interleaving and aligning. However, in the method of Figure 6, bits 3 and 4 as well as bits 7 - 5, are segmented. Thus, bits 3 - 7 are treated as the more significant bits.
  • the segments of bits 3 - 7 are loaded in a regular sequence such that segments of the same bit weight are loaded at nearly the same time for all reset groups.
  • the bit-planes for bits 2 - 0 are loaded at the middle of the frame period. The rule that no two reset groups can be loaded at once is satisfied by staggering the loading at least one time slice.
  • the segments immediately before and after the mid-frame loading of the less significant bits may be used as "buffer segments" when the number of reset groups is too large to avoid conflicts without them.
  • the segments immediately before and after the bit 3 segments may also be used as "buffer segments”. As explained above, this means that the size of these segments may grow and shrink from reset group to reset group, which permits loading of the less significant bits to be staggered an extra amount.
  • bit-planes of the more significant bits are segmented. To the extent possible, bit segments are temporally aligned. However, as the bit-weight of the segment decreases and the number of reset groups increases, it becomes more difficult to align the data and still avoid loading conflicts. Thus, the bit-planes of less significant bits are concentrated in mid-frame and are "scrambled” rather than temporally aligned. Also, “buffer segments” are used to permit increased staggering so that number of reset groups does not prohibit some degree of alignment of the mid-frame bits or segments of bit-planes of less significant bits.
  • reset groups are addressed has an effect on whether artifact occur. For example, in a horizontal split reset configuration, where n reset groups are arranged as every nth line of a display, certain reset group patterns can reduce the perception of strobing. In particular, a "by 3" pattern is desirable.
  • an example of a "by 3" ordering pattern is as follows: 1 4 7 10 13 0 3 6 9 12 15 2 5 8 11 14 .
  • all rows of the 1st reset group are loaded then all rows of the 4th reset group, in a series of every third reset group.
  • every third reset group is loaded.
  • a third series of every third reset group beginning with the 2d reset group, is loaded.
  • the reset groups are loaded in n series of every nth reset group, and the sequence can be begin with any reset group.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP95108531A 1994-06-02 1995-06-02 Améliorations concernant les modulateurs de lumière spatiaux Withdrawn EP0685830A1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US25438894A 1994-06-02 1994-06-02
US254388 1994-06-02
US08/259,402 US5497172A (en) 1994-06-13 1994-06-13 Pulse width modulation for spatial light modulator with split reset addressing
US259402 1994-06-13

Publications (1)

Publication Number Publication Date
EP0685830A1 true EP0685830A1 (fr) 1995-12-06

Family

ID=26944022

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95108531A Withdrawn EP0685830A1 (fr) 1994-06-02 1995-06-02 Améliorations concernant les modulateurs de lumière spatiaux

Country Status (1)

Country Link
EP (1) EP0685830A1 (fr)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0740283A2 (fr) * 1995-04-26 1996-10-30 Texas Instruments Incorporated Méthode pour réduire les artefacts dans des systèmes d'affichage d'images
EP0762375A2 (fr) * 1995-08-31 1997-03-12 Texas Instruments Incorporated Répartition dans le temps de bits divisés pour un modulateur spatial de lumière à modulation de largeur d'impulsion
EP0793214A1 (fr) * 1996-02-29 1997-09-03 Texas Instruments Incorporated Système d'affichage avec modulateur spatial de lumière avec décompression du signal d'image d'entrée
WO1997040487A1 (fr) * 1996-04-22 1997-10-30 Silicon Light Machines, Inc. Systeme d'affichage numerique a modulation d'impulsions en largeur et plan de memoire d'image a multiprogrammation autonome
EP0845771A2 (fr) * 1996-11-28 1998-06-03 Texas Instruments Incorporated Méthode de commande de la séquence de chargement/remise à zéro pour modulateurs de la lumière dans l'espace
WO2004109643A1 (fr) * 2003-06-05 2004-12-16 Koninklijke Philips Electronics N.V. Procede d'adressage de dispositif d'affichage a feuille metallique dynamique
CN1303455C (zh) * 2003-05-23 2007-03-07 统宝光电股份有限公司 改善图像品质的布局方法
US7403187B2 (en) 2004-01-07 2008-07-22 Texas Instruments Incorporated Generalized reset conflict resolution of load/reset sequences for spatial light modulators

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956619A (en) 1988-02-19 1990-09-11 Texas Instruments Incorporated Spatial light modulator
US5079544A (en) 1989-02-27 1992-01-07 Texas Instruments Incorporated Standard independent digitized video system
WO1992009065A1 (fr) * 1990-11-16 1992-05-29 Rank Brimar Limited Procede et circuit d'entrainement d'un systeme a miroir deformable
US5278652A (en) 1991-04-01 1994-01-11 Texas Instruments Incorporated DMD architecture and timing for use in a pulse width modulated display system
WO1994009473A1 (fr) * 1992-10-15 1994-04-28 Rank Brimar Limited Dispositif de visualisation
EP0610665A1 (fr) * 1993-01-11 1994-08-17 Texas Instruments Incorporated Circuit de commande d'éléments d'image pour modulateur de la lumière dans l'espace

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956619A (en) 1988-02-19 1990-09-11 Texas Instruments Incorporated Spatial light modulator
US5079544A (en) 1989-02-27 1992-01-07 Texas Instruments Incorporated Standard independent digitized video system
WO1992009065A1 (fr) * 1990-11-16 1992-05-29 Rank Brimar Limited Procede et circuit d'entrainement d'un systeme a miroir deformable
US5278652A (en) 1991-04-01 1994-01-11 Texas Instruments Incorporated DMD architecture and timing for use in a pulse width modulated display system
WO1994009473A1 (fr) * 1992-10-15 1994-04-28 Rank Brimar Limited Dispositif de visualisation
EP0610665A1 (fr) * 1993-01-11 1994-08-17 Texas Instruments Incorporated Circuit de commande d'éléments d'image pour modulateur de la lumière dans l'espace

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0740283A3 (fr) * 1995-04-26 1997-03-19 Texas Instruments Inc Méthode pour réduire les artefacts dans des systèmes d'affichage d'images
EP0740283A2 (fr) * 1995-04-26 1996-10-30 Texas Instruments Incorporated Méthode pour réduire les artefacts dans des systèmes d'affichage d'images
US5969710A (en) * 1995-08-31 1999-10-19 Texas Instruments Incorporated Bit-splitting for pulse width modulated spatial light modulator
EP0762375A2 (fr) * 1995-08-31 1997-03-12 Texas Instruments Incorporated Répartition dans le temps de bits divisés pour un modulateur spatial de lumière à modulation de largeur d'impulsion
EP0762375A3 (fr) * 1995-08-31 1997-04-16 Texas Instruments Inc
EP0793214A1 (fr) * 1996-02-29 1997-09-03 Texas Instruments Incorporated Système d'affichage avec modulateur spatial de lumière avec décompression du signal d'image d'entrée
WO1997040487A1 (fr) * 1996-04-22 1997-10-30 Silicon Light Machines, Inc. Systeme d'affichage numerique a modulation d'impulsions en largeur et plan de memoire d'image a multiprogrammation autonome
EP0845771A2 (fr) * 1996-11-28 1998-06-03 Texas Instruments Incorporated Méthode de commande de la séquence de chargement/remise à zéro pour modulateurs de la lumière dans l'espace
EP0845771A3 (fr) * 1996-11-28 1998-11-11 Texas Instruments Incorporated Méthode de commande de la séquence de chargement/remise à zéro pour modulateurs de la lumière dans l'espace
US6008785A (en) * 1996-11-28 1999-12-28 Texas Instruments Incorporated Generating load/reset sequences for spatial light modulator
KR100500345B1 (ko) * 1996-11-28 2005-09-26 텍사스 인스트루먼츠 인코포레이티드 공간광변조기의로드/리세트시퀀스발생방법
CN1303455C (zh) * 2003-05-23 2007-03-07 统宝光电股份有限公司 改善图像品质的布局方法
WO2004109643A1 (fr) * 2003-06-05 2004-12-16 Koninklijke Philips Electronics N.V. Procede d'adressage de dispositif d'affichage a feuille metallique dynamique
US7403187B2 (en) 2004-01-07 2008-07-22 Texas Instruments Incorporated Generalized reset conflict resolution of load/reset sequences for spatial light modulators

Similar Documents

Publication Publication Date Title
US5497172A (en) Pulse width modulation for spatial light modulator with split reset addressing
US5969710A (en) Bit-splitting for pulse width modulated spatial light modulator
US6201521B1 (en) Divided reset for addressing spatial light modulator
US5657036A (en) Color display system with spatial light modulator(s) having color-to color variations for split reset
US5737038A (en) Color display system with spatial light modulator(s) having color-to-color variations in the data bit weight sequence
EP0845771B1 (fr) Méthode de commande de la séquence de chargement/remise à zéro pour modulateurs de la lumière dans l'espace
US5663749A (en) Single-buffer data formatter for spatial light modulator
EP0905674B1 (fr) Méthode d'illumination pour dispositif d'affichage avec modulateur spatial de lumière
US5499060A (en) System and method for processing video data
US9230296B2 (en) Spatial and temporal pulse width modulation method for image display
US8508672B2 (en) System and method for improving video image sharpness
EP0685830A1 (fr) Améliorations concernant les modulateurs de lumière spatiaux
EP0827129A2 (fr) Mise en forme et mémorisation de données pour des systèmes d'affichage avec modulateur spatial de lumière
EP0686954B1 (fr) Méthode de modulation non binaire par largeur d'impulsion pour les modulateurs spatiaux de lumière
US6014128A (en) Determining optimal pulse width modulation patterns for spatial light modulator
EP0662774A1 (fr) Linéarisation pour système d'affichage vidéo avec modulateur spatial de lumière
US9344694B2 (en) Spatial light modulator sub-pixel architecture and method
EP0655724A1 (fr) Mémoire d'affichage à trame unique pour un modulateur spatial de lumière
KR100390732B1 (ko) 공간광변조기용최적펄스폭변조패턴의결정방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19960605

17Q First examination report despatched

Effective date: 19990211

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19990622