EP0671687A2 - System zur automatischen Prüfung einer elektronischen Einrichtung während Ruheperioden - Google Patents

System zur automatischen Prüfung einer elektronischen Einrichtung während Ruheperioden Download PDF

Info

Publication number
EP0671687A2
EP0671687A2 EP95103502A EP95103502A EP0671687A2 EP 0671687 A2 EP0671687 A2 EP 0671687A2 EP 95103502 A EP95103502 A EP 95103502A EP 95103502 A EP95103502 A EP 95103502A EP 0671687 A2 EP0671687 A2 EP 0671687A2
Authority
EP
European Patent Office
Prior art keywords
circuit
unit
testing
main cpu
electronic system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP95103502A
Other languages
English (en)
French (fr)
Other versions
EP0671687A3 (de
Inventor
Robert A. Wiley
Abraham H. Kou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Physio Control Inc
Original Assignee
Spacelabs Medical Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spacelabs Medical Inc filed Critical Spacelabs Medical Inc
Publication of EP0671687A2 publication Critical patent/EP0671687A2/de
Publication of EP0671687A3 publication Critical patent/EP0671687A3/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/3925—Monitoring; Protecting
    • A61N1/3931—Protecting, e.g. back-up systems
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/3904—External heart defibrillators [EHD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/321—Display for diagnostics, e.g. diagnostic result display, self-test user interface

Definitions

  • This invention relates to electronic self-testing systems, particularly self-testing systems for emergency electronic equipment.
  • a user readily knows when the device malfunctions, e.g ., a broken switch fails to provide the expected input when actuated.
  • complex electronic devices having various functions, however, a user may not be able to determine if a particular function is malfunctioning until the user attempts to execute that function. For example, a user will not know that a disk drive on his or her computer is malfunctioning until the computer performs a read/write function from/to the disk drive.
  • a typical personal computer performs a power-on self-test, or "POST," each time the PC is powered up.
  • the POST detects errors in the display monitor, the keyboard, the memory, and other basic components within the PC, and produces one or more error messages on the display (or a series of beeps if the display is malfunctioning).
  • a single beep combined with a display of the normal prompt on the display indicate that all components have passed the POST.
  • the POST checks the random access memory ("RAM") by simply writing data to each memory location in RAM or series of memory locations, and then reading the data back and comparing it to the data initially written to the memory location. More sophisticated, and accurate, memory tests may be performed.
  • RAM random access memory
  • the "walking pattern test” is a known RAM test that writes a value to all of the memory locations in RAM and then writes a new value to only one memory location. All memory locations are then read to determine if the value in the one memory location equals the new value written thereto, and to determine if all the other memory locations have been changed by the writing of the new value to the one memory location.
  • portable defibrillator units currently available only perform the simple read/write tests of the RAM described above and checksum tests of the ROM; extensive tests of the defibrillating components are not performed. These critical components, which provide an electric charge to a patient, are tested only during manufacturing of the defibrillator unit. An operator of the defibrillator unit must therefore submit the unit to regular testing by a skilled technician to ensure that the components not subjected to a self-test are operating properly. These regularly scheduled maintenance periods require downtime for the unit, even if the unit is functioning properly.
  • the present invention embodies a method of testing a plurality of circuits in an electronic system comprising the steps of: (1) determining if at least a first circuit in the electronic system is in a quiescent mode of operation; (2) testing an operation of the first circuit if the electronic system is in the quiescent mode of operation, the testing of the first circuit being impractical during a non-quiescent mode of operation of the first circuit; and (3) providing a first indication of an operator of the electronic system if the tested operation of the first circuit is unacceptable.
  • the method further preferably includes the steps of (4) monitoring whether the electronic system enters into a power-up mode, and (5) halting the step if the electronic system enters into the power-up mode.
  • the step of determining if at least the first circuit in the electronic system is in the quiescent mode of operation includes the steps of: (i) counting at selected intervals; (ii) determining if a count is equal to a predetermined value; (iii) determining whether the electronic system is in a power-down mode if the count is equal to the predetermined value; and (iv) determining that the first circuit in the electronic system is in the quiescent mode of operation if the electronic system is in the power-down mode.
  • the present invention further includes a method of testing a defibrillator circuit having an ECG preamplifier, an impedance circuit, and an analog-to-digital converter.
  • the method of testing the defibrillator circuit includes the steps of: (1) providing a voltage pulse signal to an input of the ECG preamplifier, (2) analyzing a first ECG output signal produced by the ECG preamplifier in response to the voltage pulse signal, (3) determining if the first ECG output signal is acceptable, (4) providing a known impedance signal to an input of the impedance circuit, (5) analyzing a first impedance output signal produced by the impedance circuit in response to the impedance signal, (6) determining if the first impedance output signal is acceptable, and (7) providing a first indication to an operator if any of the determining steps are unacceptable.
  • the method of testing the defibrillator circuit further includes the steps of: (12) providing a second voltage signal to an input of the analog-to-digital converter, (13) analyzing a first converter output signal produced by the analog-to-digital converter in response to the second voltage signal, (14) determining if the first converter output signal is acceptable, (15) providing a third voltage signal to the input of the analog-to-digital converter, (16) analyzing a second converter output signal produced by the analog-to-digital converter in response to the third voltage signal, (17) determining if the second converter output signal is acceptable, and (18) providing a third indication to the operator if one of the first and second converter output signals is unacceptable.
  • the present invention solves problems inherent in the prior art by providing a system for automatically testing a portable emergency electronic device during quiescent periods using time-consuming tests, while allowing the device to be readily available in the event of an emergency.
  • Other features and advantages of the present invention will become apparent from studying the following detailed description of the present preferred embodiment, together with the following drawings.
  • Figures 1A and 1B are block diagrams of a defibrillator unit having an autotest system for automatically testing the unit during quiescent periods under the present invention.
  • Figure 2 is a schematic diagram of a transfer relay circuit and transfer relay test circuit for the unit of Figures 1A and 1B.
  • Figure 3 is a partial schematic, partial block diagram of a front end circuit for the unit of Figures 1A and 1B.
  • Figures 4, 5, 6, 7, and 8 are flowcharts of a method under the present invention of automatically testing the electrical components of the unit of Figures 1A and 1B.
  • Figure 9 is an example of a strip chart printout produced by the unit of Figures 1A and 1B reflecting successful completion of self-tests under the method of Figures 4-8.
  • Figure 10 is an example of a strip chart printout produced by the unit of Figures 1A and 1B reflecting unsuccessful completion of self-tests under the method of Figures 4-8.
  • a patient is coupled to a defibrillator capacitor 103 through a transfer relay circuit 100 that selectively provides a charge stored in the capacitor to the patient, as described more fully below.
  • a transfer relay test circuit 104 coupled to the transfer relay 100 provides the circuitry for testing the transfer relay.
  • the transfer relay 100 and the transfer relay test circuit 104 are shown in more detail in Figure 2 and are described more fully below.
  • the two lead impedance circuit 101 and the two lead ECG preamplifier circuit 102 are both coupled to a front end analog-to-digital ("A/D") converter 133, and together form a front end circuit 132.
  • the front end circuit 132 isolates the patient from the unit 50 by converting signals input from the two lead impedance circuit 101 and the two lead impedance amplifier 102 into digital signals by the A/D converter 133.
  • a main central processing unit (“CPU") 111 for performing most tasks in the unit 50 is coupled to most components in the unit including the battery charging circuit 106, the front end A/D converter 133, a CPU memory 105, and a safety processor 112.
  • the front end A/D converter 133 is preferably coupled to the main CPU 111 by means of optoelectronic devices such as LED/phototransistor pairs.
  • the front end circuit 132 is shown in more detail in Figure 3 and is discussed more fully below.
  • the unit 50 Since the unit 50 is portable, at least two rechargeable batteries A and B are provided to power the unit.
  • the unit 50 preferably includes a battery voltage/charging circuit 131 for charging, switching, and monitoring the batteries A and B.
  • a power control circuit 129 having a power-on switch 129' is coupled to the batteries A and B.
  • a real-time clock 113 for initiating the autotest system is coupled to both the power control circuit 129 and the main CPU 111. Operation of the power control circuit 129 and the real-time clock 113 are discussed more fully below.
  • An analog-to-digital (“A/D”) converter 115 receives analog signals from various components within the unit 50, digitizes these analog signals and inputs them to the main CPU 111.
  • the battery voltage/charging circuit 131 coupled to the batteries A and B, monitors the voltage on the batteries and outputs a voltage signal to the A/D converter 115.
  • a temperature sensor 130 monitors the ambient temperature and provides a temperature signal to the A/D converter 115.
  • a program voltage generator 128 coupled to the CPU memory 105, the main CPU 111, and the A/D converter 115, provides a regulated voltage to reprogram the flash PROM in the CPU memory.
  • the defibrillator unit 50 preferably includes several ports 114 for allowing at least three modules to couple to the main CPU 111.
  • the modules are specifically designed for use with the unit 50 and allow the unit to provide additional features such as blood pressure monitoring.
  • an autotest routine 200 that tests the functioning of the circuits and components of the unit 50.
  • the autotest routine 200 is preferably stored in the PROM and/or flash PROM of the CPU memory 105 and executed primarily by the main CPU 111. Where a meaningful test exists, the autotest routine 200 tests each circuit in the unit 50 to ensure proper functional readiness of the unit 50 and allows the unit to perform its essential functions such as monitoring vital signs of the patient and properly delivering a shock to him or her.
  • the basic or essential functions performed by the unit 50 during the normal mode of operation are referred to herein as the "essential functions" of the unit.
  • the real-time clock 113 is preferably model no. RTC-72423 manufactured by Epson America of Torrance, California, because this clock is pre-calibrated and relatively inexpensive. This particular clock can be set to provide an alarm output signal only at a selected time every hour. Consequently, at the selected time every hour, the real-time clock 113 provides the alarm output signal to the power-up control circuit 129 ( i.e ., the "RTC_WAKEUP” signal shown in Figure 1A), which in turn provides a "COLD START" signal to the main CPU 111, powering up the CPU.
  • the power-up control circuit 129 i.e ., the "RTC_WAKEUP" signal shown in Figure 1A
  • the CPU after power-up of the main CPU 111, the CPU performs its standard power-up self-tests internal to the particular type of CPU in step 210. If the main CPU 111's self-tests fail (step 212), then the CPU "logs" the results of the particular test it failed by storing the results of the test with an appropriate code in the EEPROM of the CPU memory 105 in step 214. As used herein, "logging" refers to permanently storing in the EEPROM of the CPU memory 105 the results of a failed test to ensure that the results are not lost upon power-down of the unit 50.
  • the main CPU 111 After logging the service mandatory error #1 in step 214, the main CPU 111 determines in step 216 if the power switch 129' is on. If the power switch is not on ( i.e ., off), then in step 218 the main CPU 111 provides a signal to the power control circuit 129 that instructs the power control circuit to turn the power off to the unit 50, thus discontinuing the autotest routine 200. If the main CPU 111, in step 216, determines that the power switch 129' is on, then the main CPU 111 displays a service mandatory message on the display 117 in step 220. The displayed service mandatory message can include a message indicating that the CPU self-test failed.
  • step 230 the main CPU 111 provides an appropriate signal to the beeper 108 causing the beeper to emit a short series of audible beeps indicating that the unit 50 has previously completed the autotest routine 200 and currently has malfunctioning components that have not been remedied. After emitting a series of beeps in step 230, the main CPU 111 instructs the power control circuit 129 to power down the unit in step 228.
  • the main CPU 111 compares the current time on the real-time clock 113 to the autotest start time stored of the CPU memory 105 each hour.
  • the autotest routine 200 is only initiated when the main CPU 111 determines that the autotest start time equals the current value on the real-time clock 113. If the autotest routine 200 has previously completed its series of tests and logged at least one error, the unit 50 provides the short series of beeps in step 230 every hour thereafter until the operator powers up the unit.
  • step 224 the main CPU 111 determines in step 232 if the battery voltage/charging circuit 131 is "on," i.e ., currently charging the batteries A and/or B. If the battery voltage/charging circuit 131 is on, then the main CPU 111 suspends the battery charging functions in step 234.
  • the main CPU 111 After suspending the battery charging functions in step 134, or if the battery voltage/charging circuit 131 is not on in step 232, then the main CPU 111 begins a series of primary autotest functions 236, beginning with testing the PROM and flash PROM of the CPU memory 105 in step 238.
  • the PROM and flash PROM of the CPU memory 105 are preferably tested using a standard CRC test.
  • the CRC test is preferably optimized for speed by using known techniques, such as by using an x12 + x5 + x polynomial. If the main CPU 111 in step 240 determines that step 238 failed, then the CPU logs this failure as a service mandatory error #2 in step 242.
  • the main CPU 111 After the main CPU 111 first determines that a component failed its test and caused a service mandatory error, the CPU generally discontinues the autotest routine 200 since the malfunctioning component could skew any additional testing of components and thus produce inaccurate test results. Additionally, a full test of all the components of the unit 50 are preferably performed when the unit is serviced to correct the service mandatory error. Consequently, after the main CPU 111 logs the service mandatory error #2 in step 242, the autotest routine 200 discontinues any further testing of additional components within the unit 50 and the autotest routine continues as described below with respect to Figure 8.
  • step 244 tests communications between itself and the safety processor 112.
  • the safety processor 112 initializes itself, performs its standard self-tests particular to the type of processor (similar to the self-tests performed by the main CPU 111), and outputs a signal reflecting the results of the self-tests to the main CPU 111.
  • the main CPU 111 ensures that the signal from the safety processor 122 indicates that the safety processor successfully completed all of its self-tests. Thereafter, the safety processor and the main CPU 111 continually exchange messages to each other during the autotest routine 200, preferably 100 milliseconds apart, to indicate that each is itself functioning properly.
  • the main CPU 111 tests the EEPROM of the CPU memory 105 in step 256.
  • the EEPROM memory is tested using a standard checksum test.
  • the EEPROM memory generally stores non-critical data; and thus a simple and efficient checksum error test can be performed thereon. If the EEPROM, however; is used to store critical data then a more rigorous CRC test is preferably performed thereon. If the main CPU 111 determines in step 258 that the test 256 failed, then the CPU logs this failure as a needs service error #1 in step 260.
  • the autotest routine 200 continues to test the remaining components in the unit 50 following the logging of a needs service error. Consequently, after the main CPU 111 logs the needs service error #1 in step 260, or if the EEPROM successfully completed the checksum test, the CPU tests the display video RAM 118 in step 262. The display video RAM 118 is tested using the walking pattern test. If the main CPU 111 determines in step 264 that the video display RAM 118 failed its test, then the CPU logs this failure as a service mandatory error #5 in step 266.
  • the autotest routine 200 continues despite finding a service mandatory error after testing the video display RAM 118 because continued testing of the unit 50 will provide meaningful results, i.e ., malfunctioning video display RAM will not produce inaccurate test results.
  • the main CPU 111 logs the needs service error #5 in step 266, or if the display video RAM 118 successfully completes the walking pattern test, then the CPU performs the walking pattern test on the speech recording SRAM 121 in step 268. If the main CPU 111 determines in step 270 that the walking pattern test 268 of the speech record SRAM 121 failed, then the CPU logs this failure as the needs service error #2 in step 272.
  • the main CPU 111 determines that the A/D converter test 274 was successfully completed, then the CPU tests the batteries A and B in step 280.
  • the battery voltage/charging circuit 131 monitors the terminal voltages on the batteries A and B and outputs appropriate analog voltage signals to the A/D converter 115, which converts these analog signals into digital signals that the main CPU 111 analyzes.
  • the main CPU 111 compares the terminal voltages on the batteries A and B to at least three threshold voltages: a "needs service” threshold, a "service mandatory” threshold, and a “battery removed” threshold.
  • the needs service and service mandatory thresholds are estimates of the percent capacity at various load currents in the unit 50 for a given battery.
  • the batteries A and B are preferably rechargeable batteries such as Model No. LCS2012DVBNC, manufactured by Panasonic®.
  • This particular battery has a full capacity of 13.5 volts and a maximum safe depleted capacity (or "service mandatory" capacity) of approximately 8.5 volts.
  • the service mandatory threshold i.e ., the lowest safe threshold, is set above 8 volts for a 10-amp load current.
  • This lowest threshold is set well above 0 volts to prevent a battery from being nearly completely depleted because batteries nearly fully drained of their charge are difficult to recharge and can be damaged.
  • any battery having a terminal voltage above the service mandatory threshold can still deliver a reliable charge to a patient, which for a defibrillator can prove life-saving.
  • the needs service threshold is approximately 9.75 volts.
  • the battery removed threshold is set at a very low voltage, but not necessarily 0 volts, because of internal bias within the unit 50 creating a background of greater than 0 volts. A description of establishing and monitoring these and other battery voltage thresholds is described more thoroughly in the previously cited co-pending application.
  • the main CPU 111 After determining that the terminal voltages on both the batteries A and B are below the service mandatory threshold, the main CPU 111 compares the terminal voltages to the battery removed threshold. If either of the batteries are below the battery remove threshold, then the main CPU 111 can provide an appropriate service mandatory error instruction with the service mandatory error #7 indicating which battery has been removed.
  • the service mandatory error #7 and the needs service error #3 also provide an indication as to which of the batteries A and B are service mandatory and/or needing service, thus allowing the operator to replace or charge the appropriate battery.
  • the main CPU 111 tests the transfer relay circuit 100 in step 290.
  • the main CPU 111 tests the transfer relay circuit 100 by using the transfer relay test circuit 104.
  • both a shock control signal from the main CPU 111 and a shock control signal from the safety processor 112 must be received by the transfer relay circuit 100 to switch a charge stored on the defibrillator capacitor 103 to the patient.
  • the transfer relay test circuit 104 under control of the main CPU 111, performs two tests of the transfer relay circuit 100.
  • the main CPU 111 disables its shock control signal (i.e ., sets it to a low voltage value), shown input to a transistor Q130 through a resistor R135 in Figure 2.
  • the main CPU 111 also directs the safety processor 112 to disable its shock control signal, which is input to a transistor Q131 through a resistor R032.
  • the main CPU 111 and the safety processor 112 disable their shock control signals, the transistors Q130 and Q131, and a transistor Q133 coupled to the transistor Q131 are all switched off.
  • the main CPU 111 supplies a low voltage DVR test signal coupled to a transistor Q990 in the transfer relay test circuit 104, which switches off this transistor.
  • the A/D converter 115 measures the voltages at the drains of the transistors Q131 and Q133 at a node between a voltage divider network consisting of resistors R991 and R999. Because all of the transistors Q130, Q131, and Q990 are off, a voltage V BB applied to a resistor R993 is not shunted to ground through one or more of these transistors, but instead through the resistors R991 and R999.
  • the A/D converter 115 outputs a high voltage level to the main CPU 111 as measured at the node between the resistors R991 and R999. If the main CPU 111 recognizes a low voltage output from the A/D converter 115 during this first test, the transistor Q131 or its driving circuitry (including a diode D131 and a resistor R036) are likely malfunctioning.
  • the main CPU 111 provides a high voltage DVR test signal to the transistor Q990 of the transfer relay test circuit 104, turning this transistor on.
  • the transistor Q990 When the transistor Q990 is on, the voltages at the drains of the transistors Q131 and Q133 should be pulled down to a low voltage level determined by a voltage divider circuit consisting of the resistor R993 and a resistor R997. Consequently, the A/D converter 115 outputs a low voltage level to the main CPU 111 as measured at the node between the resistors R991 and R999.
  • the autotest routine 200 can also test the transistors Q130, Q131 and Q133 in their closed condition.
  • the main CPU 111 first measures the voltage on the defibrillator capacitor 103 by means of the high voltage monitor 107 and insures that the capacitor has a 0 voltage. For reasons of safety, the main CPU 111 must insure that the transfer relay circuit 100 does not externally discharge any charge on the defibrillator capacitor 103 during testing. Then, the main CPU 111 and the safety processor 112 provide their shock control signals to the transistors Q130 and Q131, respectively, thereby actuating the transfer relay of the transfer relay circuit 100. Concurrently, the main CPU 111 measures the voltage output from the transfer relay circuit 100 to determine if the transfer relay actuated in response to the shock control signals. If not, the main CPU 111 logs an appropriate service mandatory error.
  • the main CPU 111 tests the defibrillator capacitor charging functions of the unit 50.
  • the charges on the batteries A and B are provided to the defibrillator capacitor 103 by means of the charging circuit 106.
  • the safety processor 112 first removes an inhibit signal from the charging circuit 106, providing half the signals necessary to open an internal dump relay (not shown) for dumping charge from the batteries A and B to the defibrillator capacitor 103. Thereafter, the main CPU 111 provides a command signal to the internal dump relay to open this relay and allow the defibrillator capacitor 103 to begin charging.
  • the main CPU 111 in step 286 also instructs the safety processor 112 to command the energy select circuit 109 to select a low value of energy, preferably 5 joules (although other values could be used), and provide an energy charge signal to the charging circuit 106.
  • the charging circuit 106 in response to the selected 5 joules energy charge signal, begins charging the defibrillator capacitor 103 in step 298.
  • the main CPU 111 monitors the voltage on the batteries A and B in step 300. In step 302, the main CPU 111 determines if the batteries A and B have applied the selected 5 joules of energy to the defibrillator capacitor 103. If not, then the main CPU 111 in step 304 determines if a selected time-out for charging the defibrillator capacitor 103 has expired. If the time-out has not expired, the autotest routine 200 loops back to step 300 so that the main CPU 111 continues monitoring the voltage on the batteries A and B and determining if the batteries have applied a charge to the defibrillator capacitor 103 equal to 5 joules in step 302.
  • the main CPU 111 determines how long it takes for the batteries A and the charging circuit 106 to apply to the selected amount of energy to the defibrillator capacitor 103. If the time-out expires in step 304 before the batteries A and B have applied 5 joules to the defibrillator capacitor 103, then the main CPU 111 recognizes that the unit 50 is unable to properly charge the defibrillator capacitor and consequently logs a service mandatory error #18 in step 306.
  • the main CPU 111 monitors the voltage on the batteries A and B (by means of the battery voltage/charging circuit 131 and the A/D converter 115) in step 300. If the main CPU 111 recognizes an excessive drop in the terminal voltage of either of the batteries A and B during the charging of the defibrillator capacitor 103 in step 312, then the CPU recognizes that the battery may be losing its effective capacity to hold a charge and consequently logs a needs service error #4 in step 314.
  • the dump relay closes, internally discharging the 5 joules of energy in the defibrillator capacitor 103 to the unit 50.
  • the main CPU 111 continues to monitor the voltage on the defibrillator capacitor 103 in step 318 as the terminal voltage on the capacitor decays back towards zero in step 320.
  • the terminal voltage on the capacitor 103 should decrease at a selected time constant. If the voltage during discharge of the capacitor 103 is unacceptable in step 322, the main CPU 111 logs a service mandatory error #10 in step 324.
  • the main CPU 111 If an appropriate 2.5-volt signal is measured from the front end A/D converter 133 by the main CPU 111, then the CPU measures the grounded inputs to the A/D converter to determine if they are equal to ground ( i.e ., approximately equal to 0 volts) in step 334. If not, then the main CPU 111 logs a service mandatory error #12 in step 336.
  • the main CPU 111 If the main CPU 111 recognizes 0-volt signals from the grounded inputs to the front end A/D converter 133, then the CPU tests the two lead impedance circuit 101 and the two lead ECG preamplifier circuit 102.
  • the main CPU 111 tests the two lead ECG impedance circuit 101 by first shorting the input to this circuit and then injecting a known signal at the input to the circuit, and measuring the responses therefrom.
  • the main CPU 111 tests the two lead ECG preamplifier circuit 102 by also shorting the input to this circuit, but then applying a known pulse to the input of the circuit, and measuring the responses output therefrom.
  • the main CPU 111 begins testing the two lead impedance circuit 101 and the two lead ECG preamplifier lead 102 by effectively providing a zero volt input signal to both of these circuits.
  • the main CPU 111 in step 338 applies a short test 1 signal to a switch D and a short test 2 signal to switches A and B.
  • the switches A and D close, shorting lower and upper input leads to a first amplifier 152 of the ECG circuit 102 to ground.
  • the switch B closes, shorting a 32 kilohertz oscillator 144 and an impedance drive circuit 142 both coupled thereto to ground.
  • the output of the two lead ECG preamplifier circuit 102 is centered at a "mid-range" value for the range of outputs from the front end A/D converter 133.
  • the front end A/D converter 133 is preferably of a type that provides 1024 increments wherein the highest amplitude analog input to the A/D converter produces a decimal output equal to 1024.
  • a mid-range value from this front end A/D converter 133 would be approximately a decimal output of 512.
  • the main CPU 111 reads the corresponding output from the ECG preamplifier circuit (as digitized by the A/D converter 133) in step 340, and determines in step 342 whether an output from the preamplifier circuit is approximately equal to a decimal value of 512. If not, then the main CPU 111 logs a service mandatory error #13 in step 344.
  • both the two lead impedance circuit 101 or the two lead ECG preamplifier circuit 102 are critical for the essential functions of the unit 50 and a malfunction of either circuit results in a service mandatory error, both circuits may be rigorously tested under the autotest routine 200 without aborting the routine after the first service mandatory error is recognized. This is because the signals output from the tests through the A/D converter 133 are presumably accurate test results, and since the front end circuit 132 is an isolated circuit within the unit 50, a malfunction within the front end circuit will not affect the testing of other components within the unit.
  • the autotest routine 200 continues by reading a signal output from the front end impedance circuit 101 in step 346.
  • the two lead impedance circuit 101 preferably provides a 0-ohm output for a 0-volt input. Therefore, the main CPU 111 determines in step 348 whether the output of the two lead impedance circuit 101 equals 0 ohms in response to the zero volt input caused the shorting of the inputs to the impedance circuit. If the signal output from the two lead impedance circuit 101 does not equal 0 volts in step 348, the main CPU 111 logs a service mandatory error #14 in step 350.
  • the main CPU 111 After reading the signals output from the two lead impedance circuit 101 and the two lead ECG preamplifier circuit 102 in response to a 0 volt input, the main CPU 111 begins a step test to check the frequency and gain of first and second amplifiers 152 and 154, respectively, of the preamplifier circuit.
  • the main CPU 111 begins this step test in step 352 by applying the short test 2 signal to the switch B, closing it and thereby effectively disconnect the two lead impedance circuit 101 from the two lead ECG preamplifier circuit 102 by shorting the impedance circuit to ground.
  • the main CPU 111 then applies a step test signal to a transistor Q671 of the two lead ECG preamplifier circuit 102, turning this transistor on.
  • the main CPU 111 applies the short test signal to the switch D, closing it and causing a high voltage (+V) to be applied through a resistor R674 and the transistor Q671 to the upper lead of the first amplifier 152.
  • the main CPU 111 discontinues applying the step test signal to the transistor Q671, turning this transistor off. Since the switch D is still closed, the upper lead of the first amplifier 152 is pulled to ground through a resistor R670. This closing and opening of the transistor Q671 causes an analog voltage pulse which goes high toward a value of +V when the main CPU applies the step test signal to close the transistor, and then low as the CPU discontinues applying the step test signal, thereby opening the transistor.
  • This analog pulse is amplified by the first and second amplifiers 152 and 154, respectively, and is input to an ECG notch filter 156.
  • the ECG notch filter 156 essentially differentiates the analog pulse and provides a differentiated signal to the main CPU 111 through the front end A/D converter 133.
  • the front end A/D converter 133 samples the output from the ECG notch filter 156 at a rapid rate to capture the peak value of the analog voltage pulse, and several samples surrounding the peak to indicate the time the two lead ECG preamplifier circuit 102 takes to reach the peak high value and decay back to a low or zero value.
  • the main CPU 111 monitors the output of the ECG notch filter 156 in step 354, stores the samples from the A/D converter 133 in the CPU memory 105, and determines in step 356 when the step test is complete. If the test is not complete, the main CPU 111 loops back and continues to monitor the output of the two lead ECG preamplifier circuit 102 in step 354.
  • the main CPU 111 measures the time the two lead ECG preamplifier circuit 102 took to decay back to the low or zero value. This decay time is an indication of the low end frequency response of the ECG notch filter 156. If the main CPU 111 measures an unacceptable decay time, then the CPU logs a service mandatory error #16 in step 364.
  • the main CPU 111 disables applying the short test 2 signal to the switches A and B and applies a 93-ohm test signal to a switch C in step 366, causing the switch C to close.
  • the 32-kilohertz oscillator 144 applies a signal through a pair of resistors R580 and R680 coupled in series between the oscillator and ground.
  • the 93-ohm impedance signal is established by the resistors R580 and R680, and this signal is applied from a node therebetween through the switch C, to the upper input lead of the first amplifier 152.
  • the 93-ohm impedance signal is amplified by the first amplifier 152, and passed through an impedance notch filter 146, a root mean squared ("RMS") detector 148, and the front end A/D converter 133 before being input to the main CPU 111.
  • the main CPU 111 reads the impedance value from the front end A/D converter 133 in step 368 and determines if it is equal to about 93 ohms in step 370. If the main CPU 111 determines in step 370 that the measured impedance output from the two lead impedance circuit 101 is not equal to about 93 ohms, then the CPU logs this failure as a service mandatory error #17 in step 372.
  • the CPU tests the real-time clock 113 in step 374.
  • the main CPU 111 tests the real-time clock 113, after the main CPU 111 logs any of the service mandatory errors #11, #12 or #17, or if the impedance circuit 101 passed the 93-ohm test, by comparing its output to a CPU clock (not shown) to determine if the real-time clock and the CPU clock are counting off seconds at approximately equivalent intervals. If the main CPU 111 determines in step 376 that the test of the real-time clock 113 fails in step 374, then the CPU logs this failure as a needs service error #5 in step 378.
  • step 380 the main CPU 111 checks the functioning of the data card slots 132. If the main CPU 111 determines in step 382 that one or more of the data card slots 132 are malfunctioning ( e.g. , leads therein are shorted), the CPU logs this failure as a needs service error #6 in step 384. In step 386, the main CPU 111 determines if the memory card 124 is present. If the memory card 124 is not present, then the CPU logs this absence of the memory card as a needs service error #7 in step 388. If the memory card 124 is present, the main CPU 111 in step 390 determines if the memory card is nearly full.
  • step 394 the main CPU 111 turns on the program voltage generator 128.
  • step 396 the main CPU 111 monitors the voltage output from the program voltage generator 128 (as digitized by the A/D converter 115) to determine if the voltage signal output from the program voltage generator equals its preset voltage (e.g ., 12 volts). If not, then the main CPU 111 logs this failure as a needs service error #9 in step 398.
  • the main CPU 111 tests the module ports 114 by first determining if a module is present in the first module port (port A). If a module is present in the module port A, then the main CPU 111 powers on and initializes the module therein in step 402. The main CPU 111 interrogates the module present in the port A and logs its serial number, part number, software version number (if any), and the status of any self-tests of the module in step 404. If the module in the port A does not respond or if it responds with a status indicating an error, the main CPU 111 logs these errors in step 404.
  • the main CPU 111 similarly determines if a module is present in the second module port 114 (port B) in step 406, powers on this module if a module is present in step 408, and logs its serial number, part number, software version number (if any), and the status of any self-tests in step 410. Likewise, the main CPU 111 determines in step 412 whether a module is present in the third module port 114 (port C), powers on and initializes this module if present in step 414, and logs the appropriate information in step 416.
  • the main CPU 111 determines if the power switch 129' is on. If the power switch 129' is on, then the main CPU 111 retrieves an appropriate service mandatory message from the CPU PROM 105 and displays this message on the display 117, by means of the display processor 116 in step 426. This service mandatory message is continually displayed while the power switch 129' is on until the power switch is turned off and unit 50 is powered down.
  • the main CPU 111 determines if the door to the strip chart printer is open in step 436. If the main CPU 111 determines that the door to the strip chart printer 122 is open in step 436, then the CPU logs this error as a needs service error #12 in step 438. If the door is closed, then the main CPU 111 detects if the strip chart printer 122 has other errors in step 440, and logs these additional errors as a needs service error #13 in step 442.
  • FIGS. 9 and 10 show examples of strip charts 500 and 500' printed by the strip chart printer 122 in response to successful completion and failure of the tests in the autotest routine 200, all respectively.
  • the strip chart 500 begins by providing the time and date of the autotest on line 502. On lines 504, spaces are provided to allow the operator to report his or her name and the location of unit 50 on the strip chart 500 so as to keep a proper record of the particular unit's testing. On lines 506, the strip chart 500 provides the part number, serial number, software versions and protocols for the unit 50.
  • the strip chart 500 provides the part numbers, seal numbers, and software version numbers for modules 1 and 2 which have been installed in the module ports 114 of the unit 50.
  • the strip chart 500 provides the remainder of the results of the autotest routine 200. In this case, lines 512 indicate that the unit 50 has passed all tests of the autotest routine 200 and that the status of batteries A and B are okay.
  • the strip chart 500 also provides a shift checklist on lines 514 modeled on the American Heart Association recommended shift checklist for defibrillator units.
  • the strip chart 500' is substantially similar to the strip chart 500, except that the results of the autotest routine 200 indicate that the unit 50 has some malfunctions. As shown in lines 512', for example, the battery A is low ( i.e ., below the needs service threshold) and the battery B is removed. The strip chart 500' on lines 512' also instruct the operator to change or replace the batteries before the next use of the unit 50. Other appropriate messages would be printed thereafter to indicate the particular errors logged during the autotest routine 200. A summary of the service mandatory and needs service errors are presented in Table 1 below. Table 1 also lists the tests which failed and thereby produced the error, and in parentheses, some of the components which could be malfunctioning as a result of the failed test. The strip chart printouts can include the failed tests that correspond to the error #s.
  • the error is not a service mandatory error, then the operator is prompted to acknowledge the message by pressing one of the switches 127.
  • the unit 50 will not enter into a normal mode of operation until the operator acknowledges the logged error by depressing one of the switches 127 in step 460. If the error is service mandatory, such as to impair the essential functions of the unit 50, then the unit 50 will not allow further operation of itself until the error is corrected.
  • step 456 If no errors have been logged in step 456, or after the operator acknowledges a needs service error in step 460, the unit 50 begins its normal mode by performing standard normal mode self-tests in step 462. After successful completion of the normal mode self-test, the unit 50 begins its normal operation in step 464.
  • the unit 50 may provide an annotation of the logged test results in the memory card 124 if the memory card is present. Additionally, the unit 50 may provide feedback to the operator that a service mandatory error has been encountered by having the main CPU 111 provide an appropriate signal to the beeper 108 such that the beeper provides a continuous audible tone at selected intervals ( e.g ., once every 15 minutes), thereby continually noticing the operator that the autotest routine 200 has detected a service mandatory condition in the unit. If the unit 50 includes the modem card 125, the results of the autotest routine 200 can be reported to a remote location by the modem card. Furthermore, the speech enunciator circuitry 110 may provide audible error messages, including audible messages similar to those shown in Table 1 above.
  • the autotest routine 200 does not perform tests on the following circuits because malfunctions of these components are obvious to a trained operator: the LCD display 117, the input switches 127, the beeper 108, and the speech enunciation circuits 110.
  • the components not tested by the autotest routine 200 are indicated by a "**" in Figures 1A and 1B. Additionally, while the tape recorder 120, the strip chart printer 122, the display processor 116, the temperature sensor 130, and the speech record processor 119, the module ports 114, the data card slots 123, and the power control circuitry 129 are not fully tested, most malfunctions in these components are detectable through the normal use of the unit 50, and except for the power control circuitry, do not affect the unit's essential functions.
  • the unit 50 is preferably a defibrillator or other piece of emergency equipment. As a result, the unit 50 must be available to provide its essential function at all times. Consequently, the autotest routine 200 halts operation whenever the operator depresses the power on switch 129' to power-up the unit 50. While not explicitly shown in the figures, the main CPU 111 recognizes an interrupt to the autotest routine 200 whenever the power on switch 129' is depressed during execution of the autotest routine. After the main CPU 111 recognizes that the power on switch 129' has been depressed and the autotest routine 200 is aborted, the CPU performs steps 456-464 described above to display any logged errors, to perform normal mode self-tests, and to resume normal mode operation.
  • the autotest routine 200 described herein tests the components of the unit 50 in a roughly hierarchical structure so that the more critical components of the unit are tested first, such as the CPU memory 105, A/D converter 115, battery power supply, and transfer relay circuitry 100. As a result, if the unit 50 was powered up by the operator during the autotest routine 200, the more critical components of the unit will likely have already been tested and any malfunctioning of these components could be reported to the operator at this time. Some less critical components are tested toward the start of the autotest routine 200 for reasons of processing efficiency (e.g ., tests of the display video and speech record SRAM 118 and 121, respectively).
  • the main CPU 111 upon power up, determines whether it was powered up by the operator (step 222), by the battery charging functions of the unit (step 232) or by the autotest start time equaling the real time from the real-time clock 113 (step 224).
  • the autotest start time is preferably selected for a time when the unit 50 is likely in a quiescent mode. While the main CPU 111 initiates the autotest routine 200 when the autotest start time equals the real time (step 224), as described above, the battery charging functions are likely executed during a quiescent period. Therefore, the main CPU 111 can initiate the autotest routine 200 during or after the unit 50 executes the battery charging functions.
  • the system After the autotest routine completes its extensive battery of tests, the system provides the operator with a strip chart printout of the results of the autotest routine 200, a visual display of any malfunctions on the visual display 117, and other feedback, including audible beeps from the beeper 108 or voice instructions from the speech enunciator 110. If the autotest routine 200 detects at least one of the needs service errors, the operator must acknowledge the error after powering up the unit 50. If the autotest routine 200 detects at least one of the service mandatory errors, then the unit 50 will discontinue its normal mode of operation until the operator repairs the malfunctioning component(s).

Landscapes

  • Health & Medical Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Cardiology (AREA)
  • Public Health (AREA)
  • Theoretical Computer Science (AREA)
  • Nuclear Medicine, Radiotherapy & Molecular Imaging (AREA)
  • Radiology & Medical Imaging (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Animal Behavior & Ethology (AREA)
  • General Health & Medical Sciences (AREA)
  • Heart & Thoracic Surgery (AREA)
  • Veterinary Medicine (AREA)
  • Biomedical Technology (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Electrotherapy Devices (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
EP95103502A 1994-03-11 1995-03-10 System zur automatischen Prüfung einer elektronischen Einrichtung während Ruheperioden. Withdrawn EP0671687A3 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US209948 1994-03-11
US08/209,948 US5579234A (en) 1994-03-11 1994-03-11 System for automatically testing an electronic device during quiescent periods

Publications (2)

Publication Number Publication Date
EP0671687A2 true EP0671687A2 (de) 1995-09-13
EP0671687A3 EP0671687A3 (de) 1997-09-10

Family

ID=22781002

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95103502A Withdrawn EP0671687A3 (de) 1994-03-11 1995-03-10 System zur automatischen Prüfung einer elektronischen Einrichtung während Ruheperioden.

Country Status (3)

Country Link
US (2) US5579234A (de)
EP (1) EP0671687A3 (de)
CA (1) CA2144117A1 (de)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0757912A2 (de) * 1995-08-08 1997-02-12 Survivalink Corporation Automatisierte externe Defibrillation mit Selbst-Test-System
WO1997049455A1 (en) * 1996-06-26 1997-12-31 Medtronic, Inc. Diagnostic testing methods and apparatus for therapy devices
US5800460A (en) * 1993-05-18 1998-09-01 Heartstream, Inc. Method for performing self-test in a defibrillator
US5899925A (en) * 1997-08-07 1999-05-04 Heartstream, Inc. Method and apparatus for aperiodic self-testing of a defibrillator
EP0923961A1 (de) * 1997-12-22 1999-06-23 Lifecor, Inc. Apparat zur Wartung der Batterie für tragbare elektronische Einrichtungen
EP1072285A1 (de) * 1999-07-26 2001-01-31 Lifecor, Inc. Apparat zur Wartung der Batterie für tragbare elektronische Einrichtungen
WO2004045713A1 (de) * 2002-11-19 2004-06-03 Metrax Gmbh Verfahren zum überprüfen der betriebsfähigkeit eines extern anzuwendenden defibrillators
US7089057B2 (en) 2002-04-26 2006-08-08 Medtronic, Inc. Detection of possible failure of capacitive elements in an implantable medical device
CN101204605B (zh) * 2006-12-18 2013-03-20 深圳迈瑞生物医疗电子股份有限公司 除颤监护仪自检方法及装置
EP1683544B2 (de) † 1993-05-18 2019-11-06 Koninklijke Philips N.V. Defibrillator mit einem Selbst-Test-System
DE102019111644A1 (de) * 2019-05-06 2020-11-12 Karl Storz Se & Co. Kg Medizinisches Gerät und Verfahren zum Betrieb eines medizinischen Geräts

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691926A (en) * 1994-12-20 1997-11-25 Ncr Corporation Integrated test tools for portable computer
US5963928A (en) * 1997-07-17 1999-10-05 Pitney Bowes Inc. Secure metering vault having LED output for recovery of postal funds
US6083246A (en) * 1998-04-08 2000-07-04 Survivalink Corporation Lid open detection circuit for automated external defibrillators
JP2000021193A (ja) * 1998-07-01 2000-01-21 Fujitsu Ltd メモリ試験方法及び装置並びに記憶媒体
US7171265B2 (en) 1998-07-31 2007-01-30 Harbinger Medical, Inc. Apparatus and method for detecting lead adequacy and quality
US6381552B1 (en) * 1999-06-25 2002-04-30 Institute For Information Industry Method for the test of a testing platform
US6385739B1 (en) * 1999-07-19 2002-05-07 Tivo Inc. Self-test electronic assembly and test system
DE20020635U1 (de) * 2000-11-28 2001-03-15 Francotyp Postalia Gmbh Anordnung zur Stromversorgung für einen Sicherheitsbereich eines Gerätes
JP2002243785A (ja) * 2001-02-21 2002-08-28 Moric Co Ltd 信号検査装置
EP1288837A3 (de) * 2001-08-27 2004-12-08 Siemens Aktiengesellschaft Qualitätskontrolle in disease management services
US6577102B1 (en) * 2001-09-21 2003-06-10 Defibtech Llc Medical device battery system including a secondary power supply
US6955864B1 (en) 2001-09-21 2005-10-18 Defibtech, Llc Medical device battery pack with active status indication
US7930023B2 (en) * 2001-09-21 2011-04-19 Defibtech, Llc Automatic external defibrillator with active status indicator
GB0128431D0 (en) * 2001-11-28 2002-01-16 Ixa Group Ltd Improvements in and relating to portable defibrillators
US20030220803A1 (en) * 2002-05-22 2003-11-27 Giaquinto Todd Joseph Product replacement method and system
EP1382369A1 (de) * 2002-07-20 2004-01-21 Schiller AG Vorrichtung zur Elektrotherapie und Verfahren zum Testen und Betreiben einer solchen Vorrichtung
US20040076273A1 (en) * 2002-10-18 2004-04-22 Oman Paul W. Text-to-voice system for communicating operational information from a protective device for a power system to a human user
JP2006509547A (ja) 2002-12-11 2006-03-23 プロテウス バイオメディカル インコーポレイテッド 血液動態パラメータをモニタリングおよび治療する方法およびシステム
US20040162586A1 (en) * 2003-02-18 2004-08-19 Covey Kevin K. Defibrillator electrodes with identification tags
GB2402747B (en) * 2003-06-14 2007-05-09 Desmond Bryan Mills A medical device including a self test system
US7219273B2 (en) * 2003-08-20 2007-05-15 International Business Machines Corporation Method for testing media in a library without inserting media into the library database
US7248986B2 (en) * 2004-06-23 2007-07-24 Avo Multi-Amp Corporation Programmable system for device testing and control
JP4455411B2 (ja) * 2004-08-06 2010-04-21 キヤノン株式会社 情報処理装置及びその情報通知方法、並びに制御プログラム
EP1817077A2 (de) * 2004-11-18 2007-08-15 Access Cardiosystems, Inc System und verfahren zur selbsttestdurchführung bei einem automatischen externen defibrillator (aed)
EP1866025A2 (de) * 2005-03-21 2007-12-19 Defibtech, LLC System und verfahren zur darstellung von informationen zum defibrillatorstatus im standby-modus
WO2006102420A2 (en) 2005-03-21 2006-09-28 Defibtech, Llc Pcb blade connector system and method
WO2006102425A2 (en) 2005-03-21 2006-09-28 Defibtech, Llc Environmentally responsive active status indicator system and method
US8036743B2 (en) 2005-03-31 2011-10-11 Proteus Biomedical, Inc. Automated optimization of multi-electrode pacing for cardiac resynchronization
TW200705172A (en) * 2005-07-21 2007-02-01 Inventec Corp Testing system and method
WO2007021804A2 (en) 2005-08-12 2007-02-22 Proteus Biomedical, Inc. Evaluation of depolarization wave conduction velocity
JP4354452B2 (ja) * 2005-11-18 2009-10-28 シャープ株式会社 半導体集積回路及びその検査方法
US8116863B2 (en) * 2006-03-21 2012-02-14 Defibtech, Llc System and method for effectively indicating element failure or a preventive maintenance condition in an automatic external defibrillator (AED)
WO2009131749A2 (en) 2008-02-28 2009-10-29 Proteus Biomedical, Inc. Integrated circuit implementation and fault control system, device, and method
WO2010126503A1 (en) 2009-04-29 2010-11-04 Proteus Biomedical, Inc. Methods and apparatus for leads for implantable devices
US8786049B2 (en) 2009-07-23 2014-07-22 Proteus Digital Health, Inc. Solid-state thin-film capacitor
GB2483499A (en) * 2010-09-10 2012-03-14 S3 Res & Dev Ltd Diagnostics and Analysis of a Set Top Box
US8718770B2 (en) 2010-10-21 2014-05-06 Medtronic, Inc. Capture threshold measurement for selection of pacing vector
US20120166117A1 (en) * 2010-10-29 2012-06-28 Xia Llc Method and apparatus for evaluating superconducting tunnel junction detector noise versus bias voltage
US8355784B2 (en) 2011-05-13 2013-01-15 Medtronic, Inc. Dynamic representation of multipolar leads in a programmer interface
JP5726000B2 (ja) * 2011-06-24 2015-05-27 キヤノン株式会社 情報処理装置、情報処理方法及びプログラム
CN103377102A (zh) * 2012-04-20 2013-10-30 鸿富锦精密工业（深圳）有限公司 电脑重启及开关机测试系统
CN104853804B (zh) * 2012-12-17 2017-08-29 皇家飞利浦有限公司 医学设备的自适应自测试和应力分析
US20140277612A1 (en) * 2013-03-14 2014-09-18 General Electric Company Automatic generation of a dynamic pre-start checklist
JP6102448B2 (ja) * 2013-04-10 2017-03-29 富士通株式会社 検証支援プログラム、検証支援装置、および検証支援方法
CN104587604B (zh) * 2015-01-20 2017-09-26 深圳市科曼医疗设备有限公司 除颤监护仪放电回路的自检系统及方法
US10386421B2 (en) * 2015-09-14 2019-08-20 Facebook, Inc. Energy based battery backup unit testing
US10108479B2 (en) * 2015-10-07 2018-10-23 Unisys Corporation Device expected state monitoring and remediation
RO132010A2 (ro) 2015-12-22 2017-06-30 Ixia, A California Corporation Metode, sisteme şi suport citibil de calculator pentru diagnosticarea reţelei
US10511516B2 (en) 2016-08-29 2019-12-17 Keysight Technologies Singapore (Sales) Pte. Ltd. Methods, systems and computer readable media for quiescence-informed network testing
US11141598B2 (en) * 2016-10-12 2021-10-12 Koninklijke Philips N.V. Failed diagnostic test alert override in an automated external defibrillator (AED)
US10071256B2 (en) 2016-12-12 2018-09-11 Revive Solutions, Inc. Defibrillator
US11607555B2 (en) 2016-12-12 2023-03-21 Avive Solutions, Inc. Defibrillator discharge control
US10449380B2 (en) 2016-12-12 2019-10-22 Revive Solutions, Inc. Defibrillator
US10903675B2 (en) 2016-12-12 2021-01-26 Avive Solutions, Inc. Medical device draw current regulation
US11552874B1 (en) 2019-01-18 2023-01-10 Keysight Technologies, Inc. Methods, systems and computer readable media for proactive network testing

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5097830A (en) * 1990-03-30 1992-03-24 Laerdal Manufacturing Corporation Defibrillator with reliability verification
US5231987A (en) * 1992-04-10 1993-08-03 Random Technologies, Inc. Time domain reflectometer-integrity testing system and method for implantable electrode
WO1994027674A1 (en) * 1993-05-18 1994-12-08 Heartstream, Inc. Defibrillator with self-test features

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4164946A (en) * 1977-05-27 1979-08-21 Mieczyslaw Mirowski Fault detection circuit for permanently implanted cardioverter
US4488555A (en) * 1982-12-13 1984-12-18 Mieczyslaw Mirowski Battery condition warning system for medical implant
US4631701A (en) * 1983-10-31 1986-12-23 Ncr Corporation Dynamic random access memory refresh control system
US4619265A (en) * 1984-03-08 1986-10-28 Physio-Control Corporation Interactive portable defibrillator including ECG detection circuit
US5477858A (en) * 1986-07-30 1995-12-26 Siemens Medical Systems, Inc. Ultrasound blood flow/tissue imaging system
US5078134A (en) * 1988-04-25 1992-01-07 Lifecor, Inc. Portable device for sensing cardiac function and automatically delivering electrical therapy
US5020541A (en) * 1988-07-13 1991-06-04 Physio-Control Corporation Apparatus for sensing lead and transthoracic impedances
US5249573A (en) * 1992-02-21 1993-10-05 Zmd Corporation Defibrillation discharge circuit test
US5879374A (en) * 1993-05-18 1999-03-09 Heartstream, Inc. External defibrillator with automatic self-testing prior to use
US5431692A (en) * 1993-08-02 1995-07-11 Telectronics Pacing Systems, Inc. Method and apparatus for testing compatibility of lead polarity and polarity programming of a cardiac stimulator
US5453992A (en) * 1993-08-02 1995-09-26 Texas Instruments Incorporated Method and apparatus for selectable parallel execution of test operations
US5431684A (en) * 1993-12-22 1995-07-11 Ventritex, Inc. Implantable defibrillator output stage test circuit and method
US5483165A (en) * 1994-01-14 1996-01-09 Heartstream, Inc. Battery system and method for determining a battery condition

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5097830A (en) * 1990-03-30 1992-03-24 Laerdal Manufacturing Corporation Defibrillator with reliability verification
US5231987A (en) * 1992-04-10 1993-08-03 Random Technologies, Inc. Time domain reflectometer-integrity testing system and method for implantable electrode
WO1994027674A1 (en) * 1993-05-18 1994-12-08 Heartstream, Inc. Defibrillator with self-test features

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 1, June 1987, ARMONK, NY, USA, pages 300-303, XP002034581 "Background diagnostics in a diskette machine" *

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1683544B2 (de) † 1993-05-18 2019-11-06 Koninklijke Philips N.V. Defibrillator mit einem Selbst-Test-System
US5800460A (en) * 1993-05-18 1998-09-01 Heartstream, Inc. Method for performing self-test in a defibrillator
EP0757912A2 (de) * 1995-08-08 1997-02-12 Survivalink Corporation Automatisierte externe Defibrillation mit Selbst-Test-System
EP0757912A3 (de) * 1995-08-08 1997-09-17 Survivalink Corp Automatisierte externe Defibrillation mit Selbst-Test-System
JPH11514557A (ja) * 1996-06-26 1999-12-14 メドトロニック・インコーポレーテッド 療法装置のための診断テストの方法および装置
WO1997049455A1 (en) * 1996-06-26 1997-12-31 Medtronic, Inc. Diagnostic testing methods and apparatus for therapy devices
US5899925A (en) * 1997-08-07 1999-05-04 Heartstream, Inc. Method and apparatus for aperiodic self-testing of a defibrillator
EP0923961A1 (de) * 1997-12-22 1999-06-23 Lifecor, Inc. Apparat zur Wartung der Batterie für tragbare elektronische Einrichtungen
EP1072285A1 (de) * 1999-07-26 2001-01-31 Lifecor, Inc. Apparat zur Wartung der Batterie für tragbare elektronische Einrichtungen
US7089057B2 (en) 2002-04-26 2006-08-08 Medtronic, Inc. Detection of possible failure of capacitive elements in an implantable medical device
WO2004045713A1 (de) * 2002-11-19 2004-06-03 Metrax Gmbh Verfahren zum überprüfen der betriebsfähigkeit eines extern anzuwendenden defibrillators
CN101204605B (zh) * 2006-12-18 2013-03-20 深圳迈瑞生物医疗电子股份有限公司 除颤监护仪自检方法及装置
DE102019111644A1 (de) * 2019-05-06 2020-11-12 Karl Storz Se & Co. Kg Medizinisches Gerät und Verfahren zum Betrieb eines medizinischen Geräts
US11406440B2 (en) 2019-05-06 2022-08-09 Karl Storz Se & Co. Kg Medical device and method for operating a medical device

Also Published As

Publication number Publication date
US6073085A (en) 2000-06-06
EP0671687A3 (de) 1997-09-10
CA2144117A1 (en) 1995-09-12
US5579234A (en) 1996-11-26

Similar Documents

Publication Publication Date Title
US5579234A (en) System for automatically testing an electronic device during quiescent periods
EP0699092B1 (de) Defibrillator mit einem selbst-test-system
US5800460A (en) Method for performing self-test in a defibrillator
CA2050088C (en) Implantable cardiac defibrillator with current leakage detecting means
US5097830A (en) Defibrillator with reliability verification
US6668192B1 (en) Automated external defibrilator with the ability to store rescue information
US8224441B2 (en) Automatic external defibrillator with active status indicator
US6169387B1 (en) Battery management apparatus for portable electronic devices
US5929601A (en) Battery management apparatus for portable electronic devices
US5899925A (en) Method and apparatus for aperiodic self-testing of a defibrillator
US5947907A (en) Failsafe method and apparatus for a modular multi-parameter patient monitor
US5955956A (en) Audible alarm system for an automated external defibrillator
US6236226B1 (en) Test method and system for uninterruptible power supply
JP3054739B2 (ja) 試薬細片を読み取るための携帯式光分析装置及びその操作方法
US6083246A (en) Lid open detection circuit for automated external defibrillators
US6088616A (en) Field programmable automated external defibrillator
EP0080821A2 (de) Zwei-Kanal-Ambulanzüberwachungseinheit und System
KR20210033733A (ko) 배터리 관리 시스템의 테스트 방법 및 테스트 장치
KR20190095570A (ko) IoT 기반 AED 관리 시스템 및 방법
WO1998044989A1 (en) Automated external defibrillator battery memory, dual cell, and removable configurations
AU687069C (en) Defibrillator with self-test features
WO1998044988A1 (en) Field programmable automated external defibrillator
JP2002315200A (ja) 電子機器の電源装置
JPS63271173A (ja) アラ−ム監視機能を持つプリント板テスタ

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): CH DE FR GB IT LI

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: PHYSIO-CONTROL CORPORATION

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): CH DE FR GB IT LI

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19980411