EP0644524A1 - Improvements in or relating to synchronization circuits - Google Patents

Improvements in or relating to synchronization circuits Download PDF

Info

Publication number
EP0644524A1
EP0644524A1 EP94306065A EP94306065A EP0644524A1 EP 0644524 A1 EP0644524 A1 EP 0644524A1 EP 94306065 A EP94306065 A EP 94306065A EP 94306065 A EP94306065 A EP 94306065A EP 0644524 A1 EP0644524 A1 EP 0644524A1
Authority
EP
European Patent Office
Prior art keywords
clock signal
reference clock
circuit
data
altered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP94306065A
Other languages
German (de)
French (fr)
Other versions
EP0644524B1 (en
Inventor
Hugh Mair
John Yin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0644524A1 publication Critical patent/EP0644524A1/en
Application granted granted Critical
Publication of EP0644524B1 publication Critical patent/EP0644524B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/18Timing circuits for raster scan displays
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables

Definitions

  • This invention relates to electronic circuits and more particularly relates to synchronization circuits in video palette applications.
  • FIG.1 is a prior art block diagram illustrating the problem.
  • a video circuit 10 has a controller chip 12 connected to a video color palette chip 14.
  • Controller chip 12 sends data to color palette 14 at a first frequency and color palette 14 manipulates the data at a second frequency which is greater than the first frequency.
  • Typical examples would be a first frequency of 50 Mhz and a second frequency of 200 Mhz.
  • FIG.2 is a prior art solution to obtain synchronization between data of controller chip 12 and a reference clock signal CLKref of color palette 14.
  • This solution is limited by the fact that one must assume what delay will be needed to appropriately synchronize data to CLKref.
  • the delay through controller chip 12 is a strong function of temperature, supply voltage, and process variation, therefore the delay may constantly vary.
  • a second disadvantage is that multiple flip flops 16a-16d are needed for each data bit.
  • a method of synchronizing a data signal of a controller chip 12 to a reference clock signal of a color palette chip 12 in a video driving system 10 includes the steps of altering the reference clock signal frequency, adjusting the phase of an output clock signal from the palette chip 12 wherein the output clock signal coupled with delay from controller chip 12 produces a feedback clock signal that is synchronized with the altered reference clock signal, and latching the data signal with the feedback clock signal thereby synchronizing the data signal to the reference clock signal.
  • FIG.1 is a prior art block diagram illustrating a video circuit 10.
  • FIG.2 is a prior art schematic diagram illustrating a synchronization methodology.
  • FIG.3 is a schematic diagram illustrating the preferred embodiment of the invention, a synchronization circuit 30 within video palette 14 for a video circuit 10 that is independent of process, temperature, or supply voltage variations.
  • FIG.3 is a schematic diagram illustrating the preferred embodiment of the invention, a synchronization circuit 30 within color palette 14 that provides synchronization between a reference clock (CLKref) and a feedback clock (CLKin) that is independent of process, temperature, or supply voltage variation and occupies less area and dissipates less power than prior art synchronization solutions.
  • Synchronized feedback clock CLKin is then used to latch data (DATAin) from controller chip 12 thereby synchronizing data to CLKref.
  • Synchronization circuit 30 includes a divide circuit 32 that receives a reference clock signal CLKref. Divide circuit 32 is connected to a phase locked loop circuit (PLL) 34.
  • PLL phase locked loop circuit
  • PLL 34 receives feedback clock signal CLKin from controller chip 12 (not shown) and a signal from divide circuit 32 and outputs a clock signal CLKout.
  • Feedback clock signal CLKin is also connected to a D-type flip flop 36.
  • Flip flop 36 takes an external data signal (DATAin) from controller chip 12 as its data input and feedback clock signal CLKin as its clock input and outputs a data signal (DATAout).
  • FIG.3 operates in the following manner.
  • Synchronization circuit 30 takes reference clock signal CLKref that is operating at 200 Mhz, in this particular embodiment, and divides it down to 50 Mhz through divide circuit 32. It should be understood that other operating frequencies may also be used and that the operating frequency of CLKref is not limited to the frequency of this example.
  • Divide circuit 32 may be a standard counter as is well known by those skilled in the art and may divide down, in alternative embodiments, reference clock CLKref by any value such as, for example, divide by eight or divide by sixteen.
  • Divide circuit 32 outputs a 50 Mhz signal (which may be called altered CLKref) to PLL 34.
  • PLL 34 takes the output of divide circuit 32 and feedback clock signal CLKin, which is also operating at 50 Mhz and synchronizes CLKin to the output of divide circuit 32. PLL 34 obtains synchronization between altered CLKref and CLKin by adjusting the frequency of output clock signal CLKout thereby adjusting the phase of CLKin. Synchronization via adjustment of frequency in phase locked loops is well known by those skilled in the art of circuit design. CLKout then feeds back to controller chip 12 (as shown in FIG.1) where further delay due to various standard operations of controller chip 12 is added. The output clock of controller chip 12 is feedback clock signal CLKin which is then (due to added or removed delay from CLKout via PLL 34) synchronized with altered CLKref.
  • the input of PLL 34 which is CLKin
  • CLKin also serves as a clock input for flip flop 36 which latches data on the rising edge of CLKin. Therefore, data is synchronized with reference clock signal CLKref. More accurately, data is synchronized with the output signal of divide circuit 32 which is altered CLKref. However, if the altered clock reference signal (altered CLKref) is delayed less than a half cycle of CLKref then synchronization between data and CLKref is considered close enough to be considered “effectively" synchronized.
  • Synchronization circuit 30, within color palette 14, advantageously provides synchronization of data to CLKref that is independent of temperature and supply voltage variations as well as differences in process conditions. Still further, synchronization circuit 30 replaces a plurality of flip flops (as shown in FIG.2) with a single phase locked loop circuit 34 thus significantly reducing the area and power dissipation of color palette 14.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A method of synchronizing a data signal of a controller chip 12 to a reference clock signal of a color palette chip 12 in a video driving system 10 includes the steps of altering the reference clock signal frequency, adjusting the phase of an output clock signal from the palette chip 12 wherein the output clock signal coupled with delay from controller chip 12 produces a feedback clock signal that is synchronized with the altered reference clock signal, and latching the data signal with the feedback clock signal thereby synchronizing the data signal to the reference clock signal.

Description

    Field of the Invention
  • This invention relates to electronic circuits and more particularly relates to synchronization circuits in video palette applications.
  • Background of the Invention
  • As video systems continue to increase in operational frequency individual integrated circuit chips suffer synchronization problems. FIG.1 is a prior art block diagram illustrating the problem. In FIG.1 a video circuit 10 has a controller chip 12 connected to a video color palette chip 14. Controller chip 12 sends data to color palette 14 at a first frequency and color palette 14 manipulates the data at a second frequency which is greater than the first frequency. Typical examples would be a first frequency of 50 Mhz and a second frequency of 200 Mhz. Due to the high internal operating frequency of color palette 14, it is very difficult to obtain synchronization between color palette 14 and controller chip 12. Since the period of video palette 14 is 5nS and since the delay of the clock through controller chip 12 may be 10-20nS (CLKout - CLKin) it is obvious that synchronization between the two circuits can be a problem.
  • FIG.2 is a prior art solution to obtain synchronization between data of controller chip 12 and a reference clock signal CLKref of color palette 14. In FIG.2, signals, varying in delay from one another, each incrementally latch data into flip flops 16a-16d such that data is synchronized with CLKref of color palette 14. This solution is limited by the fact that one must assume what delay will be needed to appropriately synchronize data to CLKref. Furthermore, the delay through controller chip 12 is a strong function of temperature, supply voltage, and process variation, therefore the delay may constantly vary. A second disadvantage is that multiple flip flops 16a-16d are needed for each data bit. Therefore, if 64 data bits are incoming, 256 flip flops are needed; if 128 data bits are incoming, 512 flip flops are needed. Obviously, the large number of flip flops take a great deal of area in color palette 14 and dissipate power undesirably.
  • It is therefore an object of this invention to provide a method of providing synchronization between a controller chip and a video palette having variable delays in clock signals while simultaneously decreasing circuit area and power dissipation. Other objects and advantages of the invention will become apparent to those of ordinary skill in the art having reference to the following specification together with the drawings herein.
  • Summary of the Invention
  • A method of synchronizing a data signal of a controller chip 12 to a reference clock signal of a color palette chip 12 in a video driving system 10 includes the steps of altering the reference clock signal frequency, adjusting the phase of an output clock signal from the palette chip 12 wherein the output clock signal coupled with delay from controller chip 12 produces a feedback clock signal that is synchronized with the altered reference clock signal, and latching the data signal with the feedback clock signal thereby synchronizing the data signal to the reference clock signal.
  • According to the invention, various aspects are defined by claims 1 to 10.
  • Brief Description of the Drawings
  • FIG.1 is a prior art block diagram illustrating a video circuit 10.
  • FIG.2 is a prior art schematic diagram illustrating a synchronization methodology.
  • FIG.3 is a schematic diagram illustrating the preferred embodiment of the invention, a synchronization circuit 30 within video palette 14 for a video circuit 10 that is independent of process, temperature, or supply voltage variations.
  • Detailed Description of the Preferred Embodiment
  • FIG.3 is a schematic diagram illustrating the preferred embodiment of the invention, a synchronization circuit 30 within color palette 14 that provides synchronization between a reference clock (CLKref) and a feedback clock (CLKin) that is independent of process, temperature, or supply voltage variation and occupies less area and dissipates less power than prior art synchronization solutions. Synchronized feedback clock CLKin is then used to latch data (DATAin) from controller chip 12 thereby synchronizing data to CLKref. Synchronization circuit 30 includes a divide circuit 32 that receives a reference clock signal CLKref. Divide circuit 32 is connected to a phase locked loop circuit (PLL) 34. PLL 34 receives feedback clock signal CLKin from controller chip 12 (not shown) and a signal from divide circuit 32 and outputs a clock signal CLKout. Feedback clock signal CLKin is also connected to a D-type flip flop 36. Flip flop 36 takes an external data signal (DATAin) from controller chip 12 as its data input and feedback clock signal CLKin as its clock input and outputs a data signal (DATAout).
  • FIG.3 operates in the following manner. Synchronization circuit 30 takes reference clock signal CLKref that is operating at 200 Mhz, in this particular embodiment, and divides it down to 50 Mhz through divide circuit 32. It should be understood that other operating frequencies may also be used and that the operating frequency of CLKref is not limited to the frequency of this example. Divide circuit 32 may be a standard counter as is well known by those skilled in the art and may divide down, in alternative embodiments, reference clock CLKref by any value such as, for example, divide by eight or divide by sixteen. Divide circuit 32 outputs a 50 Mhz signal (which may be called altered CLKref) to PLL 34. PLL 34 takes the output of divide circuit 32 and feedback clock signal CLKin, which is also operating at 50 Mhz and synchronizes CLKin to the output of divide circuit 32. PLL 34 obtains synchronization between altered CLKref and CLKin by adjusting the frequency of output clock signal CLKout thereby adjusting the phase of CLKin. Synchronization via adjustment of frequency in phase locked loops is well known by those skilled in the art of circuit design. CLKout then feeds back to controller chip 12 (as shown in FIG.1) where further delay due to various standard operations of controller chip 12 is added. The output clock of controller chip 12 is feedback clock signal CLKin which is then (due to added or removed delay from CLKout via PLL 34) synchronized with altered CLKref. Therefore, the input of PLL 34, which is CLKin, is synchronized with reference clock CLKref. CLKin also serves as a clock input for flip flop 36 which latches data on the rising edge of CLKin. Therefore, data is synchronized with reference clock signal CLKref. More accurately, data is synchronized with the output signal of divide circuit 32 which is altered CLKref. However, if the altered clock reference signal (altered CLKref) is delayed less than a half cycle of CLKref then synchronization between data and CLKref is considered close enough to be considered "effectively" synchronized.
  • The synchronization of data signal from controller chip 12 to CLKref of color palette 14 in FIG.1 is crucial because, as performance increases, color palette 14 will continue to operate internally at ever increasing frequencies. Because controller chip 12 and color palette 14 operate at different frequencies and have differing internal timing delays, the clock signals that dictate the timing of various operations within the delays between controller chip 12 and color palette 14 will differ. Further, since the delays are functions of temperature, supply voltage, and process variations it is obvious that the delays between controller chip 12 and color palette 14 will consistently vary. Synchronization circuit 30, within color palette 14, advantageously provides synchronization of data to CLKref that is independent of temperature and supply voltage variations as well as differences in process conditions. Still further, synchronization circuit 30 replaces a plurality of flip flops (as shown in FIG.2) with a single phase locked loop circuit 34 thus significantly reducing the area and power dissipation of color palette 14.
  • Although the invention has been described with reference to the preferred embodiment herein, this description is not to be construed in a limiting sense. Various modifications of the disclosed embodiment as well as other embodiments of the invention, will become apparent to persons skilled in the art upon reference to the description of the invention. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

Claims (10)

  1. A method of synchronizing a data signal of a controller chip to a reference clock signal of a color palette chip in a video driving system, comprising the steps of:
    altering the reference clock signal frequency such that the altered frequency of the reference clock signal is the same frequency as a feedback clock signal of the controller chip;
    adjusting the phase of an output clock signal, wherein the feedback clock signal and the altered reference clock signal are synchronized; and
    latching the data signal with the feedback clock signal wherein the data is thereby synchronized to the reference clock signal.
  2. The method of claim 1, further comprising forming said feedback clock signal by coupling the output clock signal with a delay from the controller chip.
  3. The method of claim 1 or claim 2, wherein adjusting the phase of the output clock signal comprises the steps of:
    comparing the phase of the feedback clock signal with the phase of the altered reference clock signal; and
    adjusting the frequency of the output clock signal until the phases of the feedback clock signal and the altered reference clock signal are synchronized.
  4. A circuit for synchronizing a data signal of a controller chip to a reference clock signal of a colour palette chip in a video driving system comprising:
    means for altering the reference clock signal frequency such that the altered frequency of the reference clock signal is the same frequency as a feedback clock signal of the controller chip;
    phase adjusting means for adjusting the phase of an output clock signal; and
    latching means for latching the data signal with the feedback clock signal such that the data is thereby synchronised to the reference clock, wherein the feedback clock and the altered reference clock signal are synchronized.
  5. The circuit of claim 4, further comprising:
    a divide circuit having the reference clock signal as an input and the altered reference clock signal as an output, wherein the frequency of the altered reference clock signal is a fraction of the frequency of the reference clock signal;
    and wherein the phase adjusting means comprise a phase adjust circuit connected to the divide circuit having the altered reference clock signal as a first input and the feedback clock signal as a second input, wherein the frequency of the altered reference clock signal and the feedback clock signal are equal, wherein the feedback clock signal is a delayed function of the output clock signal, wherein the delay between the output clock signal and the feedback clock signal varies with respect to temperature, supply voltage and process variation, wherein the phase adjust circuit adds or removes delay from the output clock signal in response to the phase relationship between the altered clock signal and the feedback clock signal such that the addition or removal of delay from the output clock signal synchronizes the feedback clock signal to the altered reference clock signal;
    and the latch means comprises a data storage element having an enable input connected to the feedback clock signal, the data input connected to the data signal and the output wherein the feedback clock signal latches the data signal onto the output of the data storage element thereby synchronizing the data signal to the reference clock signal.
  6. The circuit of claim 5, wherein the divide circuit comprises a counter.
  7. The circuit of claim 6, wherein the counter comprises a programmable counter.
  8. The circuit of any of claims 5 to 7, wherein the phase adjust circuit comprises a phase locked loop.
  9. The circuit of any of claims 5 to 8, wherein the data storage element comprises a latch.
  10. The circuit of any of claims 5 to 9, wherein the data storage element comprises a flip flop.
EP19940306065 1993-08-17 1994-08-17 Improvements in or relating to synchronization circuits Expired - Lifetime EP0644524B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10802193A 1993-08-17 1993-08-17
US108021 1993-08-17

Publications (2)

Publication Number Publication Date
EP0644524A1 true EP0644524A1 (en) 1995-03-22
EP0644524B1 EP0644524B1 (en) 1998-01-21

Family

ID=22319816

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19940306065 Expired - Lifetime EP0644524B1 (en) 1993-08-17 1994-08-17 Improvements in or relating to synchronization circuits

Country Status (2)

Country Link
EP (1) EP0644524B1 (en)
DE (1) DE69408063T2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10771068B2 (en) 2018-02-20 2020-09-08 International Business Machines Corporation Reducing chip latency at a clock boundary by reference clock phase adjustment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0354480A2 (en) * 1988-08-09 1990-02-14 Seiko Epson Corporation Display signal generator
US5291187A (en) * 1991-05-06 1994-03-01 Compaq Computer Corporation High-speed video display system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0354480A2 (en) * 1988-08-09 1990-02-14 Seiko Epson Corporation Display signal generator
US5291187A (en) * 1991-05-06 1994-03-01 Compaq Computer Corporation High-speed video display system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Programmable dot clock for video adapter", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 29, no. 11, April 1987 (1987-04-01), NEW YORK US, pages 4859 - 4860 *
J. KLIMEK: "Hardware für XGA", ELEKTRONIK, vol. 41, no. 19, September 1992 (1992-09-01), MUNCHEN DE, pages 72 - 76 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10771068B2 (en) 2018-02-20 2020-09-08 International Business Machines Corporation Reducing chip latency at a clock boundary by reference clock phase adjustment

Also Published As

Publication number Publication date
DE69408063D1 (en) 1998-02-26
DE69408063T2 (en) 1998-06-10
EP0644524B1 (en) 1998-01-21

Similar Documents

Publication Publication Date Title
US6011732A (en) Synchronous clock generator including a compound delay-locked loop
EP1323233B1 (en) Synchronized multi-output digital clock manager
KR100486268B1 (en) Delay locked loop circuit for correcting duty cycle internally and duty cycle correction method thereof
US6008680A (en) Continuously adjustable delay-locked loop
JP2636677B2 (en) Semiconductor integrated circuit
KR100518479B1 (en) Synchronous clock generator including delay-locked loop
US6388485B2 (en) Delay-locked loop circuit having master-slave structure
US7151398B2 (en) Clock signal generators having programmable full-period clock skew control
JPH0715322A (en) Integrated circuit with clock matching circuit and method for matching of clock output signal generated by oscillator with reference clock signal
US6466073B1 (en) Method and circuitry for generating clock
USRE38045E1 (en) Data compensation/resynchronization circuit for phase lock loops
US6384647B1 (en) Digital clock multiplier and divider with sychronization during concurrences
US6028462A (en) Tunable delay for very high speed
KR100400043B1 (en) Data recovery circuit and method thereof
US6445232B1 (en) Digital clock multiplier and divider with output waveform shaping
US6967536B2 (en) Phase-locked loop circuit reducing steady state phase error
US5126693A (en) Circuit and method of reducing phase jitter in a phase lock loop
US6477657B1 (en) Circuit for I/O clock generation
US6977539B1 (en) Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews
US6271696B1 (en) Phase adjustment circuit
EP1618461B1 (en) Deskew system in a clock distribution network using a pll and a dll
EP0644524B1 (en) Improvements in or relating to synchronization circuits
US6448915B1 (en) Modulo-M delta sigma circuit
JP3786540B2 (en) Timing control circuit device
EP1314251B1 (en) Digital clock multiplier and divider with synchronization

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19950908

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

17Q First examination report despatched

Effective date: 19970306

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

ITF It: translation for a ep patent filed
AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

REF Corresponds to:

Ref document number: 69408063

Country of ref document: DE

Date of ref document: 19980226

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20030707

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050301

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20050301

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050817

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20090806

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20090708

Year of fee payment: 16

Ref country code: DE

Payment date: 20090831

Year of fee payment: 16

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20100817

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20110502

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69408063

Country of ref document: DE

Effective date: 20110301

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110301

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100817