EP0572961A2 - Electric power steering apparatus - Google Patents
Electric power steering apparatus Download PDFInfo
- Publication number
- EP0572961A2 EP0572961A2 EP93108732A EP93108732A EP0572961A2 EP 0572961 A2 EP0572961 A2 EP 0572961A2 EP 93108732 A EP93108732 A EP 93108732A EP 93108732 A EP93108732 A EP 93108732A EP 0572961 A2 EP0572961 A2 EP 0572961A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- controllers
- clutch
- circuit
- steering apparatus
- electric power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B62—LAND VEHICLES FOR TRAVELLING OTHERWISE THAN ON RAILS
- B62D—MOTOR VEHICLES; TRAILERS
- B62D5/00—Power-assisted or power-driven steering
- B62D5/04—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear
- B62D5/0457—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear characterised by control features of the drive means as such
- B62D5/0481—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear characterised by control features of the drive means as such monitoring the steering system, e.g. failures
- B62D5/0493—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear characterised by control features of the drive means as such monitoring the steering system, e.g. failures detecting processor errors, e.g. plausibility of steering direction
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B62—LAND VEHICLES FOR TRAVELLING OTHERWISE THAN ON RAILS
- B62D—MOTOR VEHICLES; TRAILERS
- B62D5/00—Power-assisted or power-driven steering
- B62D5/04—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear
- B62D5/0457—Power-assisted or power-driven steering electrical, e.g. using an electric servo-motor connected to, or forming part of, the steering gear characterised by control features of the drive means as such
- B62D5/0475—Controlling other elements
- B62D5/0478—Clutches
Definitions
- the present invention relates to an electric power steering apparatus that uses electric power to assist the force required to steer a vehicle.
- an electric power steering apparatus in which a vehicle speed sensor is used to detect vehicle speed and a torque sensor to detect the steering torque applied at the steering wheel, and in which, when the applied steering torque is detected being outside a prescribed dead zone, a driving current of the magnitude determined according to the detected steering torque and vehicle speed is supplied to drive a steering assisting motor whose rotational force is used to assist the force required to steer the vehicle, thereby providing a comfortable steering feel to the driver.
- the steering assisting power is controlled on the basis of the results of the operations performed by a controller such as a CPU.
- a controller such as a CPU.
- a technique of dual-CPU configuration in which the system is constructed using two CPUs, i.e. a main CPU and a sub CPU that operate with separate power supply circuits.
- the main CPU calculates the value of the driving current for the motor on the basis of the detected steering torque and vehicle speed, thereby controlling the steering assisting power; on the other hand, the sub CPU performs the same operations as the main CPU does, and the results of the operations are compared with those obtained from the main CPU, thereby monitoring the inputs/outputs to and from the main CPU for the detection of a failure in the main CPU.
- the sub CPU If the sub CPU detects a failure in the main CPU, the sub CPU performs control that involves deactivating the motor, performing a fail-safe operation, etc. to protect the system safety.
- the basic function of the dual-CPU system is such that the main CPU controls the steering assisting power while the sub CPU monitors the operation of the main CPU.
- the dual-CPU system has the function that the main arid sub CPUs mutually monitor the operation of each other by transferring watchdog pulses between them, each CPU monitoring the watchdog pulses sent from the other CPU.
- the present invention has been made to resolve the above enumerated problems, and it is an object of the invention to provide an electric power steering apparatus in which two controllers constituting a dual-control system are connected to a common power supply circuit, and in which a circuit is provided that acts to isolate either a motor driving circuit or a clutch driving circuit or both of these circuits from the power supply when an excessive voltage has occurred in the power supply circuit, with further provision of circuits that perform power-on reset operations on the respective controllers independently of each other, thereby enhancing the mutual monitoring function of the dual-control system for improved safety and ensuring stable operation of the two controllers connected to the common power supply circuit.
- Fig. 1 is a block diagram of an electric power steering apparatus according to the invention, which illustrates the configuration of a control system for a steering assisting motor and a clutch used to transmit the motor power to the steering shaft.
- the reference numeral 1 is a main CPU, a first controller; 2 is a sub CPU, a second controller; 3 is a torque sensor; 4 is a vehicle speed sensor; 7 is a steering assisting motor; and 8 is a clutch for engaging and disengaging the motor 7 to and from the steering shaft.
- a constant power supply circuit 10 applies a driving power Vcc to a power input terminal on each of the main CPU 1 and the sub CPU 2.
- the main CPU 1 and the sub CPU 2 each read a detected torque from a torque sensor 3 via an interface (I/F) 5 and a detected vehicle speed from a vehicle speed sensor 4 via an interface 6, and perform operations on the basis of the thus read values to control via control lines (not shown) a motor driving circuit 19 for control of a driving current for the motor 7 as well as the direction of rotation, forward or reverse, of the motor 7.
- Indicated at 13, 14, 15, and 16 are AND gates each having two inputs.
- An output of an overvoltage monitoring circuit 11 is fed via an inverter 12 to one input of the AND gate 13 at the other input of which is applied an output signal from the AND gate 14.
- the output of the AND gate 13 is coupled to a fail-safe relay 18.
- each of the AND gates 14 to 16 is supplied with a signal from the main CPU 1, while the other input thereof is supplied with a signal from the sub CPU 2.
- the output of the AND gate 14 is coupled to one input of the AND gate 13, the output of the AND gate 15 is coupled to the motor driving circuit 19 for the motor 7, and the output of the AND gate 16 is coupled to the clutch driving circuit 21 for the clutch 8.
- Each of the main CPU 1 and the sub CPU 2 monitors a watchdog pulse signal WDP which one CPU sends to the other CPU, and outputs a high level signal to the AND gates 14, 15, and 16 when it is judged that the one CPU is operating properly.
- the fail-safe relay 18 is turned on so that power is supplied from a power supply 17 to the motor driving circuit 19 and the clutch driving circuit 21.
- the AND gate 15 is set ON, activating the motor driving circuit 19 which then controls the driving of the motor 7 in accordance with control signals supplied from the main CPU 1 and the sub CPU 2.
- the AND gate 16 is set ON, activating the clutch driving circuit 21 to bring the clutch 8 into engagement.
- the voltage from the constant power supply circuit 10 is supplied to the main CPU 1, the sub CPU 2, a first power-on reset circuit 23 that performs a power-on reset for the main CPU 1, and a second power-on reset circuit 26 that performs a power-on reset for the sub CPU 2, as well as to the overvoltage monitoring circuit 11 that monitors for application of an excessive voltage from the constant power supply circuit 10 to the main CPU 1 and the sub CPU 2.
- the overvoltage monitoring circuit 11 outputs a low level signal when the voltage being applied from the constant power supply circuit 10 is not higher than a predetermined value, and a high level signal when it is higher than the predetermined value.
- the motor driving circuit 19 and the clutch driving circuit 21 are connected in parallel to the power supply 17 via the fail-safe relay 18.
- a current detection circuit 20 which detects the driving current for the motor 7 and which supplies the value of the detected driving current to the main CPU 1 and the sub CPU 2.
- the clutch driving circuit 21 is also coupled to a clutch monitoring circuit 22 which monitors the operating condition of the clutch 8 by detecting the terminal voltage for the clutch 8 (or the driving current for the clutch 8).
- the clutch monitoring circuit 22 makes a decision on the basis of the value of the terminal voltage (or the driving current) as to whether the clutch 8 is in an engaged condition or a disengaged condition, and supplies the result of the decision to the main CPU 1 and the sub CPU 2.
- the main CPU 1 and the sub CPU 2 not only transfer watchdog pulse signals WDP between them to monitor the operating condition of each other, as described earlier, but the watchdog pulse signals WDP from the main and suit CPUs 1 and 2 are also fed to external circuits, i.e., first and second watchdog timers 24 and 25, respectively.
- the first power-on reset circuit 23 and the first watchdog timer 24 are coupled to an OR gate 27 which supplies a reset signal RES to the main CPU 1 for resetting.
- the second power-on reset circuit 25 and the second watchdog timer 25 are coupled to an OR gate 28 which supplies a reset signal RES to the sub CPU 2 for resetting.
- the first watchdog timer 24 measures the frequency of the watchdog pulse signal WDP that is output at a fixed rate from the main CPU 1, compares the measured value of the frequency with a predetermined reference value for the frequency, and outputs a low level signal when these values substantially agree with each other and a high level signal when they do not agree, that is, when an abnormal condition has occurred.
- the outputs of the first watchdog timer 24 and the first power-on reset circuit 23 are coupled to the respective inputs of the OR gate 27 whose output is connected to a terminal on the main CPU 1, at which terminal is applied the reset signal RES.
- the first power-on reset circuit 23 is a circuit that resets the operation of the main CPU 1 during the power-on of the main CPU 1 until the oscillator in the main CPU 1 starts operating normally, thereby preventing abnormal operation of the main CPU 1 during the power-on thereof. This is accomplished by holding its output signal at a high level for a prescribed length of time after the voltage of the constant power supply circuit 10 has risen to a rated value and by setting the output signal to a low level after the prescribed length of time has elapsed.
- the second watchdog timer 25 measures the frequency of the watchdog pulse signal WDP that is output at a fixed rate from the sub CPU 2, compares the measured value of the frequency with a predetermined reference value for the frequency, and outputs a low level signal when these values substantially agree with each other and a high level signal when they do not agree, that is, when an abnormal condition has occurred.
- the outputs of the second watchdog timer 25 and the second power-on reset circuit 226 are coupled to the respective inputs of the OR gate 28 whose output is connected to a terminal on the sub CPU 2, at which terminal is applied the reset signal RES.
- the second power-on reset circuit 26 is a circuit that resets the operation of the sub CPU 2 during the power-on of the sub CPU 2 until the oscillator in the sub CPU 2 starts operating normally, thereby preventing abnormal operation of the sub CPU 2 during the power-on thereof. This is accomplished by holding its output signal at a high level for a prescribed length of time after the voltage of the constant power supply circuit 10 has risen to a rated value and by setting the output signal to a low level after the prescribed length of time has elapsed.
- the output signal of the OR gate 27 is set high, thus applying the reset signal RES to the terminal of the main CPU 1 and thereby resetting the main CPU 1 during the power-on thereof or when abnormality is detected in the watchdog pulse signal WDP supplied from the main CPU 1, as a result of which a low level signal is applied to the AND gates 14 to 16.
- the output signal of the OR gate 28 is set high, thus applying the reset signal RES to the terminal of the sub CPU 2 and thereby resetting the sub CPU 2 during the power-on thereof or when abnormality is detected in the watchdog pulse signal WDP supplied from the sub CPU 2, as a result of which a low level signal is applied to the AND gates 14 to 16.
- the first watchdog timer 24 and the second watchdog timer 25 accept the watchdog pulse signals WDP output from the main CPU 1 and the sub CPU 2, respectively, and when there is abnormality in the received watchdog pulse signal WDP, the receiving watchdog timer outputs a low level signal.
- the first power-on reset circuit 23 and the second power-on reset circuit 26 both output a high level signal during the power-on of the main CPU 1 and the sub CPU 2, respectively, until the voltage being supplied from the constant power supply circuit 10 has stabilized after rising to a rated value, during which period the reset signals RES are applied to the RES terminals of the main CPU 1 and the sub CPU 2 via the OR gates 27 and 28, respectively, thus resetting the main CPU 1 and the sub CPU 2.
- either one or both of the main CPU 1 and the sub CPU 2 When either one or both of the main CPU 1 and the sub CPU 2 are reset, either one or both of the main CPU 1 and the sub CPU 2 output low level signals to the AND gates 14 to 16, as a result of which the fail-safe relay 18 is turned off to deactivate the motor driving circuit 19 and the clutch driving circuit 21, thereby stopping the motor 7 and disengaging the clutch 8 to disconnect the steering assisting power, thus disabling the steering power-assist.
- the motor driving circuit 19 and the clutch driving circuit 21 are simultaneously deactivated at the same time that the fail-safe relay 18 is turned off. It will be appreciated, however, that the motor driving circuit 19 alone may be deactivated to stop the motor 7, or the clutch driving circuit 21 alone may be deactivated to disengage the clutch 8, or alternatively, the fail-safe relay 18 alone may be turned off to stop the motor 7 and disengage the clutch 8 simultaneously.
- the above apparatus of the invention has the configurational features that the main CPU 1 and the sub CPU 2 share the same power supply (the constant power supply circuit 10), that the main CPU 1 and the sub CPU 2 are coupled to separate power-on reset circuits (the first power-on reset circuit 23 and the second power-on reset circuit 26), that the overvoltage monitoring circuit 11 is coupled to the constant power supply circuit 10 which supplies power to the main CPU 1 and the sub CPU 2, and that the gate circuits 12 to 16 are provided which act to disable the fail-safe relay 18, the motor driving circuit 19, and the clutch driving circuit 21 unless the main and sub CPUs 1 and 2 are both operating normally.
- the constant power supply circuit 10 the constant power supply circuit 10
- the main CPU 1 and the sub CPU 2 are coupled to separate power-on reset circuits (the first power-on reset circuit 23 and the second power-on reset circuit 26)
- the overvoltage monitoring circuit 11 is coupled to the constant power supply circuit 10 which supplies power to the main CPU 1 and the sub CPU 2
- the gate circuits 12 to 16 are provided which act to disable the fail-
- the apparatus of the invention provides the following advantages. Since the main CPU 1 and the sub CPU 2 share the same power supply, there is eliminated the phenomenon that one CPU causes a latch-up of the other CPU because of a difference in supply voltage; furthermore, the number of power supply circuits can be reduced as compared with the prior art configuration, and reduction in the production cost is thus achieved.
- the provision of the power-on reset circuits for the main CPU 1 and the sub CPU 2 serves to prevent the two CPUs from going out of control simultaneously when one of the reset circuits has failed, and thus ensures safety. Furthermore, the provision of the gate circuits 12 to 16 ensures the system safety when the sub CPU 2 has gone out of control or even when the two CPUs have gone out of control simultaneously. Also, the overvoltage monitoring circuit 11 connected to the constant power supply circuit 10 protects the system safety by turning off the fail-safe relay 18 when the main CPU 1 and the sub CPU 2 have gone out of control simultaneously because of power failure.
- Fig. 2 is a block diagram showing another embodiment of the invention.
- the main CPU 1 is connected to an external watchdog timer 24, and a watchdog timer is not provided for the sub CPU 2.
- the configuration of this embodiment is such that only the watchdog pulse signal WDP being output from the main CPU 1 that controls the steering assisting operation is monitored by the watchdog timer 24, and that the main CPU 1 accepts the watchdog pulse signal WDP transferred from the sub CPU 2 and compares it with the clock pulse signal of its own judged as normal by the watchdog timer 24.
- the main CPU 1 outputs a low level signal to each of the AND gates 14, 15, and 16, to disable the fail-safe relay 18, the motor driving circuit 19, and the clutch driving circuit 21, thus ensuring satisfactory system safety while achieving a reduction in the number of circuits used.
- Fig. 3 is a circuit diagram showing a further embodiment of the invention.
- the motor driving circuit 19 is deactivated by utilizing the phenomenon that the respective ports of the main and sub CPUs 1 and 2 are put in a high impedance state when the CPUs 1 and 2 are reset.
- the motor driving circuit 19 is constructed with four n-channel MOS transistors 31 to 34, the n-channel MOS transistor pairs 31, 32 and 33, 34 forming respective series circuits which are connected in parallel with each other. One end of this parallel circuit is connected to a battery via a switch 30 which is activated by the fail-sale relay, and the other end of the circuit is grounded, with a motor M being connected between a node of the n-channel MOS transistors 31 and 32 and a node of the n-channel MOS transistors 33 and 34.
- the gates of the n-channel MOS transistors 31 to 34 are connected to the main CPU 1 and the sub CPU 2 via circuits of identical configuration. In Fig. 3, only the connecting circuit for the gate of the n-channel MOS transistor 31 is shown.
- the gate of the n-channel MOS transistor 31 is connected to the respective ports of the main CPU 1 and the sub CPU 2 via transistors 35 and 36, respectively.
- the bases of the transistors 35 and 36 are connected to the main CPU 1 and the sub CPU 2, respectively, and their collectors are connected to the supply voltage Vcc via a resistor 37 and also to the gate of the n-channel MOS transistor 31 via a resistor 38. Their emitters are grounded.
- the supply voltage Vcc is connected between the ports of the main CPU 1 and the sub CPU 2 and the bases of the transistors 35 and 36 via pull-up resistors 39 and 40, respectively. Further, a node between the resistor 37 and the gate of the n-channel MOS transistor 31 is grounded via a pull-down resistor 41.
- the switch 30 normally the switch 30 is on so that the battery voltage is applied to the motor driving circuit 19.
- a control signal is applied from the main CPU 1 or the sub CPU 2 to the gates of the n-channel MOS transistors 31 to 34; for steering to the right, for example, a PWM signal is applied to the gate of the n-channel MOS transistor 31 and the n-channel MOS transistor 34 is turned on so that the motor M rotates in clockwise direction to assist the steering force.
- the PWM signal is applied to the gate of the n-channel MOS transistor 33 and the n-channel MOS transistor 32 is turned on so that the motor M rotates in counterclockwise direction to assist the steering force.
- the corresponding port is put in a high impedance state, and by the action of the pull-up resistor 39 or 40, the transistor 35 or 36 is turned on, so that the control signals for the gates of the n-channel MOS transistors 31 to 34 are set low by the action of the pull-down resistor 41, which causes all the n-channel MOS transistors 31 to 34 to turn off to deactivate the motor M.
- Fig. 4 is a circuit diagram showing still another embodiment of the invention.
- the clutch driving circuit 21 is deactivated by utilizing the phenomenon that the respective ports of the main CPU 1 and the sub CPU 2 are put in a high impedance state when the CPUs 1 and 2 are reset.
- the clutch driving circuit 21 is constructed with an n-channel MOS transistor 51, one terminal of which is connected to a clutch CL and to a battery via a switch 30 which is activated by the fail-safe relay, and the other terminal of which is grounded.
- the gate of the n-channel MOS transistor 51 is connected to the respective ports of the main CPU 1 and the sub CPU 2 via transistors 55 and 53, respectively.
- the bases of the transistors 55 and 53 are connected to the main CPU 1 and the sub CPU 2, respectively, and their collectors are connected to the supply voltage Vcc via a resistor 57 and also to the gate of the n-channel MOS transistor 51 via a resistor 52. Their emitters are grounded.
- the supply voltage Vcc is connected between the ports of the main CPU 1 and the sub CPU 2 and the bases of the transistors 55 and 53 via pull-up resistors 56 and 54, respectively. Further, a node between the resistor 57 and the gate of the n-channel MOS transistor 51 is grounded via a pull-down resistor 55.
- the switch 30 is on by the action of the fail-safe relay, and the control signal from the main CPU 1 to the gate of the n-channel MOS transistor 51 is set at a high level so that the n-channel MOS transistor 51 is turned on to bring the clutch into engagement.
- the corresponding port is put in a high impedance state, and by the action of the pull-up resistor 56 or 54, the transistor 55 or 53 is turned on, so that the control signal for the gate of the n-channel MOS transistor 51 is set low by the action of the pull-down resistor 55. As a result, the n-channel MOS transistor 51 is turned off, thus disengaging the clutch CL.
- the configuration is such that both the main CPU 1 and the sub CPU 2 output control signals to disable the steering power-assist by the motor, but alternatively, it may be so configured that such control signals are output only from one CPU.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Combustion & Propulsion (AREA)
- Transportation (AREA)
- Mechanical Engineering (AREA)
- Power Steering Mechanism (AREA)
Abstract
Description
- The present invention relates to an electric power steering apparatus that uses electric power to assist the force required to steer a vehicle.
- There has been developed an electric power steering apparatus in which a vehicle speed sensor is used to detect vehicle speed and a torque sensor to detect the steering torque applied at the steering wheel, and in which, when the applied steering torque is detected being outside a prescribed dead zone, a driving current of the magnitude determined according to the detected steering torque and vehicle speed is supplied to drive a steering assisting motor whose rotational force is used to assist the force required to steer the vehicle, thereby providing a comfortable steering feel to the driver.
- The steering assisting power is controlled on the basis of the results of the operations performed by a controller such as a CPU. In order to ensure the system safety against malfunctions, such as runaway, of the CPU, there has been proposed, for example, a technique of dual-CPU configuration in which the system is constructed using two CPUs, i.e. a main CPU and a sub CPU that operate with separate power supply circuits.
- In electric power steering apparatus employing such a dual-CPU configuration, the main CPU calculates the value of the driving current for the motor on the basis of the detected steering torque and vehicle speed, thereby controlling the steering assisting power; on the other hand, the sub CPU performs the same operations as the main CPU does, and the results of the operations are compared with those obtained from the main CPU, thereby monitoring the inputs/outputs to and from the main CPU for the detection of a failure in the main CPU.
- If the sub CPU detects a failure in the main CPU, the sub CPU performs control that involves deactivating the motor, performing a fail-safe operation, etc. to protect the system safety.
- In the electric power steering apparatus employing the dual-CPU configuration as described above, the basic function of the dual-CPU system is such that the main CPU controls the steering assisting power while the sub CPU monitors the operation of the main CPU. In addition to this basic function, the dual-CPU system has the function that the main arid sub CPUs mutually monitor the operation of each other by transferring watchdog pulses between them, each CPU monitoring the watchdog pulses sent from the other CPU.
- However, in the above prior art electric power steering apparatus, while the system safety can be protected by the sub CPU against failures, such as runaway, of the main CPU, the main CPU would be left unmonitored in the case of run-away of the sub CPU, and the system safety cannot be secured if the two CPUs have gone out of control because of exposure to a strong electric field, for example.
- Furthermore, since the main and sub CPUs between which watchdog pulses are transferred operate with separate power supply circuits, the prior art configuration has involved the possibility that one CPU may cause a latch-up of the other CPU when the supply voltages are different, which results in unstable operation.
- The present invention has been made to resolve the above enumerated problems, and it is an object of the invention to provide an electric power steering apparatus in which two controllers constituting a dual-control system are connected to a common power supply circuit, and in which a circuit is provided that acts to isolate either a motor driving circuit or a clutch driving circuit or both of these circuits from the power supply when an excessive voltage has occurred in the power supply circuit, with further provision of circuits that perform power-on reset operations on the respective controllers independently of each other, thereby enhancing the mutual monitoring function of the dual-control system for improved safety and ensuring stable operation of the two controllers connected to the common power supply circuit.
- The above and further objects and features of the invention will more fully be apparent from the following detailed description with accompanying drawings.
-
- Fig. 1 is a block diagram illustrating the configuration of an electric power steering apparatus according to the invention;
- Fig. 2 is a block diagram showing another embodiment of the invention;
- Fig. 3 is a circuit diagram showing a further embodiment of the invention; and
- Fig. 4 is a circuit diagram showing still another embodiment of the invention.
- The preferred embodiments of the invention will now be described in detail below with reference to the accompanying drawings.
- Fig. 1 is a block diagram of an electric power steering apparatus according to the invention, which illustrates the configuration of a control system for a steering assisting motor and a clutch used to transmit the motor power to the steering shaft. In Fig. 1, the
reference numeral 1 is a main CPU, a first controller; 2 is a sub CPU, a second controller; 3 is a torque sensor; 4 is a vehicle speed sensor; 7 is a steering assisting motor; and 8 is a clutch for engaging and disengaging themotor 7 to and from the steering shaft. - A constant
power supply circuit 10 applies a driving power Vcc to a power input terminal on each of themain CPU 1 and thesub CPU 2. Themain CPU 1 and thesub CPU 2 each read a detected torque from atorque sensor 3 via an interface (I/F) 5 and a detected vehicle speed from avehicle speed sensor 4 via aninterface 6, and perform operations on the basis of the thus read values to control via control lines (not shown) amotor driving circuit 19 for control of a driving current for themotor 7 as well as the direction of rotation, forward or reverse, of themotor 7. - Indicated at 13, 14, 15, and 16 are AND gates each having two inputs. An output of an
overvoltage monitoring circuit 11 is fed via aninverter 12 to one input of theAND gate 13 at the other input of which is applied an output signal from theAND gate 14. The output of theAND gate 13 is coupled to a fail-safe relay 18. - One input of each of the
AND gates 14 to 16 is supplied with a signal from themain CPU 1, while the other input thereof is supplied with a signal from thesub CPU 2. The output of theAND gate 14 is coupled to one input of theAND gate 13, the output of theAND gate 15 is coupled to themotor driving circuit 19 for themotor 7, and the output of theAND gate 16 is coupled to theclutch driving circuit 21 for theclutch 8. - Each of the
main CPU 1 and thesub CPU 2 monitors a watchdog pulse signal WDP which one CPU sends to the other CPU, and outputs a high level signal to theAND gates overvoltage monitoring circuit 11 that the voltage supplied from the constantpower supply circuit 10 is not excessive, the fail-safe relay 18 is turned on so that power is supplied from apower supply 17 to themotor driving circuit 19 and theclutch driving circuit 21. Further, theAND gate 15 is set ON, activating themotor driving circuit 19 which then controls the driving of themotor 7 in accordance with control signals supplied from themain CPU 1 and thesub CPU 2. Furthermore, theAND gate 16 is set ON, activating theclutch driving circuit 21 to bring theclutch 8 into engagement. - The voltage from the constant
power supply circuit 10 is supplied to themain CPU 1, thesub CPU 2, a first power-onreset circuit 23 that performs a power-on reset for themain CPU 1, and a second power-onreset circuit 26 that performs a power-on reset for thesub CPU 2, as well as to theovervoltage monitoring circuit 11 that monitors for application of an excessive voltage from the constantpower supply circuit 10 to themain CPU 1 and thesub CPU 2. - The
overvoltage monitoring circuit 11 outputs a low level signal when the voltage being applied from the constantpower supply circuit 10 is not higher than a predetermined value, and a high level signal when it is higher than the predetermined value. - The
motor driving circuit 19 and theclutch driving circuit 21 are connected in parallel to thepower supply 17 via the fail-safe relay 18. Connected to themotor driving circuit 19 is acurrent detection circuit 20 which detects the driving current for themotor 7 and which supplies the value of the detected driving current to themain CPU 1 and thesub CPU 2. - The
clutch driving circuit 21 is also coupled to aclutch monitoring circuit 22 which monitors the operating condition of theclutch 8 by detecting the terminal voltage for the clutch 8 (or the driving current for the clutch 8). Theclutch monitoring circuit 22 makes a decision on the basis of the value of the terminal voltage (or the driving current) as to whether theclutch 8 is in an engaged condition or a disengaged condition, and supplies the result of the decision to themain CPU 1 and thesub CPU 2. - The
main CPU 1 and thesub CPU 2 not only transfer watchdog pulse signals WDP between them to monitor the operating condition of each other, as described earlier, but the watchdog pulse signals WDP from the main andsuit CPUs second watchdog timers reset circuit 23 and thefirst watchdog timer 24 are coupled to anOR gate 27 which supplies a reset signal RES to themain CPU 1 for resetting. Similarly, the second power-onreset circuit 25 and thesecond watchdog timer 25 are coupled to anOR gate 28 which supplies a reset signal RES to thesub CPU 2 for resetting. - The
first watchdog timer 24 measures the frequency of the watchdog pulse signal WDP that is output at a fixed rate from themain CPU 1, compares the measured value of the frequency with a predetermined reference value for the frequency, and outputs a low level signal when these values substantially agree with each other and a high level signal when they do not agree, that is, when an abnormal condition has occurred. The outputs of thefirst watchdog timer 24 and the first power-onreset circuit 23 are coupled to the respective inputs of theOR gate 27 whose output is connected to a terminal on themain CPU 1, at which terminal is applied the reset signal RES. - The first power-on
reset circuit 23 is a circuit that resets the operation of themain CPU 1 during the power-on of themain CPU 1 until the oscillator in themain CPU 1 starts operating normally, thereby preventing abnormal operation of themain CPU 1 during the power-on thereof. This is accomplished by holding its output signal at a high level for a prescribed length of time after the voltage of the constantpower supply circuit 10 has risen to a rated value and by setting the output signal to a low level after the prescribed length of time has elapsed. - On the other hand, the
second watchdog timer 25 measures the frequency of the watchdog pulse signal WDP that is output at a fixed rate from thesub CPU 2, compares the measured value of the frequency with a predetermined reference value for the frequency, and outputs a low level signal when these values substantially agree with each other and a high level signal when they do not agree, that is, when an abnormal condition has occurred. The outputs of thesecond watchdog timer 25 and the second power-on reset circuit 226 are coupled to the respective inputs of theOR gate 28 whose output is connected to a terminal on thesub CPU 2, at which terminal is applied the reset signal RES. - The second power-on
reset circuit 26 is a circuit that resets the operation of thesub CPU 2 during the power-on of thesub CPU 2 until the oscillator in thesub CPU 2 starts operating normally, thereby preventing abnormal operation of thesub CPU 2 during the power-on thereof. This is accomplished by holding its output signal at a high level for a prescribed length of time after the voltage of the constantpower supply circuit 10 has risen to a rated value and by setting the output signal to a low level after the prescribed length of time has elapsed. - When one or other of the signals input from the
first watchdog timer 24 and the first power-onreset circuit 23 is high, the output signal of theOR gate 27 is set high, thus applying the reset signal RES to the terminal of themain CPU 1 and thereby resetting themain CPU 1 during the power-on thereof or when abnormality is detected in the watchdog pulse signal WDP supplied from themain CPU 1, as a result of which a low level signal is applied to theAND gates 14 to 16. - On the other hand, when one or other of the signals input from the
second watchdog timer 25 and the second power-onreset circuit 26 is high, the output signal of theOR gate 28 is set high, thus applying the reset signal RES to the terminal of thesub CPU 2 and thereby resetting thesub CPU 2 during the power-on thereof or when abnormality is detected in the watchdog pulse signal WDP supplied from thesub CPU 2, as a result of which a low level signal is applied to theAND gates 14 to 16. - In the above apparatus of the invention, the
first watchdog timer 24 and thesecond watchdog timer 25 accept the watchdog pulse signals WDP output from themain CPU 1 and thesub CPU 2, respectively, and when there is abnormality in the received watchdog pulse signal WDP, the receiving watchdog timer outputs a low level signal. On the other hand, the first power-onreset circuit 23 and the second power-onreset circuit 26 both output a high level signal during the power-on of themain CPU 1 and thesub CPU 2, respectively, until the voltage being supplied from the constantpower supply circuit 10 has stabilized after rising to a rated value, during which period the reset signals RES are applied to the RES terminals of themain CPU 1 and thesub CPU 2 via theOR gates main CPU 1 and thesub CPU 2. - When either one or both of the
main CPU 1 and thesub CPU 2 are reset, either one or both of themain CPU 1 and thesub CPU 2 output low level signals to theAND gates 14 to 16, as a result of which the fail-safe relay 18 is turned off to deactivate themotor driving circuit 19 and theclutch driving circuit 21, thereby stopping themotor 7 and disengaging theclutch 8 to disconnect the steering assisting power, thus disabling the steering power-assist. - On the other hand, when it is judged in the
overvoltage monitoring circuit 11 that the voltage being supplied from the constantpower supply circuit 10 is excessive, the output of theovervoltage monitoring circuit 11 goes high so that the fail-safe relay 18 is turned off, thereby stopping themotor 7 and disengaging theclutch 8, as in the above case. - In the above described example of the embodiment, the
motor driving circuit 19 and theclutch driving circuit 21 are simultaneously deactivated at the same time that the fail-safe relay 18 is turned off. It will be appreciated, however, that themotor driving circuit 19 alone may be deactivated to stop themotor 7, or theclutch driving circuit 21 alone may be deactivated to disengage theclutch 8, or alternatively, the fail-safe relay 18 alone may be turned off to stop themotor 7 and disengage theclutch 8 simultaneously. - The above apparatus of the invention has the configurational features that the
main CPU 1 and thesub CPU 2 share the same power supply (the constant power supply circuit 10), that themain CPU 1 and thesub CPU 2 are coupled to separate power-on reset circuits (the first power-onreset circuit 23 and the second power-on reset circuit 26), that theovervoltage monitoring circuit 11 is coupled to the constantpower supply circuit 10 which supplies power to themain CPU 1 and thesub CPU 2, and that thegate circuits 12 to 16 are provided which act to disable the fail-safe relay 18, themotor driving circuit 19, and theclutch driving circuit 21 unless the main andsub CPUs - With these features, the apparatus of the invention provides the following advantages. Since the
main CPU 1 and thesub CPU 2 share the same power supply, there is eliminated the phenomenon that one CPU causes a latch-up of the other CPU because of a difference in supply voltage; furthermore, the number of power supply circuits can be reduced as compared with the prior art configuration, and reduction in the production cost is thus achieved. The provision of the power-on reset circuits for themain CPU 1 and thesub CPU 2 serves to prevent the two CPUs from going out of control simultaneously when one of the reset circuits has failed, and thus ensures safety. Furthermore, the provision of thegate circuits 12 to 16 ensures the system safety when thesub CPU 2 has gone out of control or even when the two CPUs have gone out of control simultaneously. Also, theovervoltage monitoring circuit 11 connected to the constantpower supply circuit 10 protects the system safety by turning off the fail-safe relay 18 when themain CPU 1 and thesub CPU 2 have gone out of control simultaneously because of power failure. - Fig. 2 is a block diagram showing another embodiment of the invention. In this embodiment, only the
main CPU 1 is connected to anexternal watchdog timer 24, and a watchdog timer is not provided for thesub CPU 2. - Otherwise, the configuration and the operation of this embodiment are fundamentally the same as those of the embodiment shown in Fig. 1; corresponding parts are designated by the same reference numerals as those in Figure 1, and explanatory descriptions of such parts are omitted herein.
- The configuration of this embodiment is such that only the watchdog pulse signal WDP being output from the
main CPU 1 that controls the steering assisting operation is monitored by thewatchdog timer 24, and that themain CPU 1 accepts the watchdog pulse signal WDP transferred from thesub CPU 2 and compares it with the clock pulse signal of its own judged as normal by thewatchdog timer 24. As a result of the comparison, when there is abnormality in the watchdog pulse signal WDP being output from thesub CPU 2, themain CPU 1 outputs a low level signal to each of the ANDgates safe relay 18, themotor driving circuit 19, and theclutch driving circuit 21, thus ensuring satisfactory system safety while achieving a reduction in the number of circuits used. - Fig. 3 is a circuit diagram showing a further embodiment of the invention. In this embodiment, the
motor driving circuit 19 is deactivated by utilizing the phenomenon that the respective ports of the main andsub CPUs CPUs - The
motor driving circuit 19 is constructed with four n-channel MOS transistors 31 to 34, the n-channel MOS transistor pairs 31, 32 and 33, 34 forming respective series circuits which are connected in parallel with each other. One end of this parallel circuit is connected to a battery via aswitch 30 which is activated by the fail-sale relay, and the other end of the circuit is grounded, with a motor M being connected between a node of the n-channel MOS transistors channel MOS transistors - The gates of the n-
channel MOS transistors 31 to 34 are connected to themain CPU 1 and thesub CPU 2 via circuits of identical configuration. In Fig. 3, only the connecting circuit for the gate of the n-channel MOS transistor 31 is shown. - As can be seen from Fig. 3, the gate of the n-
channel MOS transistor 31 is connected to the respective ports of themain CPU 1 and thesub CPU 2 viatransistors 35 and 36, respectively. The bases of thetransistors 35 and 36 are connected to themain CPU 1 and thesub CPU 2, respectively, and their collectors are connected to the supply voltage Vcc via aresistor 37 and also to the gate of the n-channel MOS transistor 31 via aresistor 38. Their emitters are grounded. - The supply voltage Vcc is connected between the ports of the
main CPU 1 and thesub CPU 2 and the bases of thetransistors 35 and 36 via pull-upresistors 39 and 40, respectively. Further, a node between theresistor 37 and the gate of the n-channel MOS transistor 31 is grounded via a pull-down resistor 41. - In this embodiment, normally the
switch 30 is on so that the battery voltage is applied to themotor driving circuit 19. A control signal is applied from themain CPU 1 or thesub CPU 2 to the gates of the n-channel MOS transistors 31 to 34; for steering to the right, for example, a PWM signal is applied to the gate of the n-channel MOS transistor 31 and the n-channel MOS transistor 34 is turned on so that the motor M rotates in clockwise direction to assist the steering force. - For steering to the left, on the other hand, the PWM signal is applied to the gate of the n-
channel MOS transistor 33 and the n-channel MOS transistor 32 is turned on so that the motor M rotates in counterclockwise direction to assist the steering force. - When the
main CPU 1 or thesub CPU 2 is reset, the corresponding port is put in a high impedance state, and by the action of the pull-upresistor 39 or 40, thetransistor 35 or 36 is turned on, so that the control signals for the gates of the n-channel MOS transistors 31 to 34 are set low by the action of the pull-down resistor 41, which causes all the n-channel MOS transistors 31 to 34 to turn off to deactivate the motor M. - Fig. 4 is a circuit diagram showing still another embodiment of the invention. In this embodiment, the
clutch driving circuit 21 is deactivated by utilizing the phenomenon that the respective ports of themain CPU 1 and thesub CPU 2 are put in a high impedance state when theCPUs - The
clutch driving circuit 21 is constructed with an n-channel MOS transistor 51, one terminal of which is connected to a clutch CL and to a battery via aswitch 30 which is activated by the fail-safe relay, and the other terminal of which is grounded. - The gate of the n-
channel MOS transistor 51 is connected to the respective ports of themain CPU 1 and thesub CPU 2 viatransistors transistors main CPU 1 and thesub CPU 2, respectively, and their collectors are connected to the supply voltage Vcc via aresistor 57 and also to the gate of the n-channel MOS transistor 51 via aresistor 52. Their emitters are grounded. - The supply voltage Vcc is connected between the ports of the
main CPU 1 and thesub CPU 2 and the bases of thetransistors resistors 56 and 54, respectively. Further, a node between theresistor 57 and the gate of the n-channel MOS transistor 51 is grounded via a pull-down resistor 55. - In this embodiment, normally the
switch 30 is on by the action of the fail-safe relay, and the control signal from themain CPU 1 to the gate of the n-channel MOS transistor 51 is set at a high level so that the n-channel MOS transistor 51 is turned on to bring the clutch into engagement. - On the other hand, when the
main CPU 1 or thesub CPU 2 is reset, the corresponding port is put in a high impedance state, and by the action of the pull-upresistor 56 or 54, thetransistor channel MOS transistor 51 is set low by the action of the pull-down resistor 55. As a result, the n-channel MOS transistor 51 is turned off, thus disengaging the clutch CL. - In the embodiments shown in Figs. 3 and 4, the configuration is such that both the
main CPU 1 and thesub CPU 2 output control signals to disable the steering power-assist by the motor, but alternatively, it may be so configured that such control signals are output only from one CPU. - As this invention may be embodied in several forms without departing from the spirit of essential characteristics thereof, the present embodiment is therefore illustrative and not restrictive, since the scope of the invention is defined by the appended claims rather than by the description preceding them.
Claims (10)
- An electric power steering apparatus including a first controller (1) for controlling the actuation of a steering assisting electric motor (7) and a second controller (2) for monitoring the operation of the first controller (1), the electric power steering apparatus being characterized by the provision of:
a gate circuit (15) for accepting signals output from the first and second controllers (1)(2), the signals indicating whether or not the controllers (1)(2) are operating normally, and for allowing the actuation of the electric motor (7) only when both the first and second controllers (1)(2) are operating normally. - An electric power steering apparatus according to claim 1, further including: a clutch (8) for transmitting the rotation of the steering assisting electric motor (7) to a steering wheel; and a gate circuit (16) for accepting signals output from the first and second controllers(1)(2), the signals indicating whether or riot the controllers (1)(2) are operating normally, and for allowing the clutch (8) to engage only when both the first and second controllers (1)(2) are operating normally.
- An electric power steering apparatus according to claim 2, further including:
a power supply (10) for supplying a power-on voltage for the first and second controllers(1)(2);
a circuit (11) for monitoring the power supply for an excessive voltage;
a power supply (17) for supplying a voltage to actuate the motor (7) and the clutch (8);
a switching circuit (18) by the activation of which the actuating power is supplied from the power supply to the motor and the clutch; and
a gate circuit (13) for activating the switching circuit only when the power supply for the controllers (1)(2) is delivering a voltage which is not excessive and when both the first and second controllers (1)(2) are operating normally. - An electric power steering apparatus according to claim 3, wherein the power supply (10) for the controllers (1)(2) is connected in common to the first and second controllers (1)(2).
- An electric power steering apparatus including a first controller (1) for controlling the actuation of a steering assisting electric motor (7) and a second controller (2) for monitoring the operation of the first controller (1), the electric power steering apparatus being characterized by the provision of:
a power supply (10), connected to the first and second controllers (1)(2), for supply a power-on voltage for the same controllers (1)(2); and
circuits (23)(26), separately connected to the first and second controllers (1)(2), for performing power-on or reset operations on the respective controllers. - An electric power steering apparatus according to claim 5, wherein the reset circuits (23)(26) reset the operations of the respective controllers (1)(2) for a prescribed length of time until the voltage being supplied from the power supply (10) for the controllers (1)(2) rises to a rated value after power-on of the controllers (1)(2) .
- An electric power steering apparatus according to claim 5, further including a gate circuit (15) for deactivating the motor when at least one or other of the first and second controllers (1)(2) is reset.
- An electric power steering apparatus according to claim 5, further including a clutch (8) for transmitting the rotation of the steering assisting electric motor (7) to a steering wheel and a gate circuit (16) for disengaging the clutch when at least one or other of the first and second controllers (1)(2) is reset.
- An electric power steering apparatus according to claim 5, further including:
a motor driving circuit (19) having switching transistors (31)(32)(33)(34) by the energization of which the motor (7) is actuated; and
a circuit (35)(36)(37)(38)(39)(40)(41) for deenergizing the switching transistor (31)(32)(33)(34) when one or other of the controllers (1)(2) is reset and its port is put in a high impedance state. - An electric power steering apparatus according to claim 5, further including:
a clutch (8) for transmitting the rotation of the steering assisting electric motor (7) to a steering wheel;
a clutch driving circuit (21) having a switching transistor (51) by the energization of which the clutch (8) is actuated; and
a circuit (52)(53)(54)(55)(56)(57) for deenergizing the switching transistor (51) when one or other of the controllers (1)(2) is reset and its port is put in a high impedance state.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4415892U JPH0594056U (en) | 1992-06-01 | 1992-06-01 | Electric power steering device |
JP44158/92U | 1992-06-01 | ||
JP22214492A JP3096793B2 (en) | 1992-07-28 | 1992-07-28 | Electric power steering device |
JP222144/92 | 1992-07-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0572961A2 true EP0572961A2 (en) | 1993-12-08 |
EP0572961A3 EP0572961A3 (en) | 1996-01-10 |
Family
ID=26384008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP93108732A Withdrawn EP0572961A3 (en) | 1992-06-01 | 1993-05-29 | Electric power steering apparatus |
Country Status (2)
Country | Link |
---|---|
US (1) | US5360077A (en) |
EP (1) | EP0572961A3 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0712775A3 (en) * | 1994-11-21 | 1998-03-11 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
DE10056129A1 (en) * | 2000-11-13 | 2002-05-23 | Zf Lenksysteme Gmbh | Control system for an actuator in a motor vehicle |
EP1561913A2 (en) | 2004-02-09 | 2005-08-10 | Hitachi, Ltd. | Driving apparatus and control method for electric actuator |
FR2884660A1 (en) * | 2005-04-15 | 2006-10-20 | Westinghouse Airbrake Technolo | Electronic circuit arrangement for switching electric state of e.g. electromagnet, of e.g. strip light, in transit vehicle, has transistor to cause electric coupling of load to conductor to switch load from off state to on state |
GB2429347A (en) * | 2005-04-01 | 2007-02-21 | Westinghouse Airbrake Technolo | Fail safe switching of an electrical load |
US7193379B2 (en) | 2003-10-20 | 2007-03-20 | Wabtec Holding Corp. | Electronic circuit arrangement for switching an electrical load in a fail safe manner |
WO2010031520A1 (en) * | 2008-09-17 | 2010-03-25 | Volkswagen Ag | Servo steering system and method for operating a servo steering system |
EP2790318A4 (en) * | 2011-12-05 | 2015-07-22 | Mitsubishi Electric Corp | Electronic control device having power supply voltage monitoring function and vehicle steering control device equipped with same |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3229077B2 (en) * | 1993-06-29 | 2001-11-12 | 本田技研工業株式会社 | Vehicle steering system |
US5590235A (en) * | 1993-12-03 | 1996-12-31 | Papst-Motoren Gmbh & Co. Kg | DC motor control with periodic reset |
JP2686042B2 (en) * | 1994-03-02 | 1997-12-08 | 本田技研工業株式会社 | Control device for front and rear wheel steering vehicles |
JPH08132992A (en) * | 1994-11-10 | 1996-05-28 | Mitsubishi Electric Corp | On-vehicle controller |
JP3190946B2 (en) * | 1995-06-06 | 2001-07-23 | 三菱電機株式会社 | Motor control device |
JPH0966851A (en) * | 1995-08-31 | 1997-03-11 | Mitsubishi Electric Corp | Vehicular controller |
JP3521249B2 (en) * | 1995-11-24 | 2004-04-19 | 光洋精工株式会社 | Car steering system |
JP3391628B2 (en) * | 1996-04-30 | 2003-03-31 | 三菱電機株式会社 | Control device for electric power steering |
JP3991384B2 (en) * | 1996-07-15 | 2007-10-17 | 株式会社デンソー | Electronic control unit |
DE19834870A1 (en) * | 1998-08-01 | 2000-02-03 | Bosch Gmbh Robert | Steering adjuster with electric motor, especially for steer-by-wire use in cars has steering adjuster divided into two diversely redundant systems and control system with two diversely |
DE19907792C2 (en) * | 1999-02-24 | 2001-03-08 | Daimler Chrysler Ag | Regulatory system |
JP4029522B2 (en) * | 1999-07-02 | 2008-01-09 | 日本精工株式会社 | Control device for electric power steering device |
US6422335B1 (en) * | 2000-04-11 | 2002-07-23 | Trw Inc. | Method and apparatus for controlling steering feel with diagnostics |
JP2002002514A (en) * | 2000-06-16 | 2002-01-09 | Unisia Jecs Corp | Abnormality judging device for electric motor drive steering auxiliary device |
DE10053818B4 (en) * | 2000-10-30 | 2006-03-30 | Sauer-Danfoss Holding Aps | Electric steering system |
US6760653B2 (en) * | 2001-05-15 | 2004-07-06 | Trw Inc. | Electric power assisted steering system having a single integrated circuit with two processors |
US6988027B2 (en) * | 2003-08-27 | 2006-01-17 | Honda Motor Co., Ltd. | Electric power steering system |
JP4109238B2 (en) * | 2004-10-18 | 2008-07-02 | トヨタ自動車株式会社 | Vehicle control device |
DE102006022734A1 (en) * | 2005-08-15 | 2007-02-22 | Continental Teves Ag & Co. Ohg | Method and device for operating a hydraulic vehicle brake system |
CN101188828A (en) * | 2006-11-16 | 2008-05-28 | 中兴通讯股份有限公司 | Method for dual-processor mobile terminal to work status of process slave processor |
US9027681B2 (en) * | 2009-12-04 | 2015-05-12 | Massachusetts Institute Of Technology | Hybrid sensor-enabled electric wheel and associated systems, multi-hub wheel spoking systems, and methods of manufacturing and installing wheel spokes |
WO2013021608A1 (en) | 2011-08-05 | 2013-02-14 | パナソニック株式会社 | Image processing apparatus |
JP5813167B2 (en) * | 2014-04-01 | 2015-11-17 | 三菱電機株式会社 | Inverter fail-safe device |
JP6540227B2 (en) | 2015-05-21 | 2019-07-10 | 株式会社ジェイテクト | Vehicle control device |
DE112018003011T5 (en) * | 2017-06-14 | 2020-03-05 | Hitachi Automotive Systems, Ltd. | Control device for vehicle-mounted device |
JP7102923B2 (en) * | 2018-05-15 | 2022-07-20 | 株式会社ジェイテクト | Vehicle control device |
JP7093298B2 (en) | 2018-12-27 | 2022-06-29 | 日立Astemo株式会社 | Control device for vehicle-mounted equipment |
WO2020149035A1 (en) | 2019-01-18 | 2020-07-23 | 日立オートモティブシステムズ株式会社 | Vehicle-mounted equipment control device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0174137A2 (en) * | 1984-08-30 | 1986-03-12 | Eaton Corporation | Fail-safe mechanism for an electrical power assisted steering system |
US4621327A (en) * | 1984-06-13 | 1986-11-04 | Nartron Corporation | Electronic power steering method and apparatus |
FR2604408A1 (en) * | 1986-09-29 | 1988-04-01 | Hitachi Ltd | POWER-DRIVEN POWER STEERING SYSTEM |
FR2613680A1 (en) * | 1987-04-13 | 1988-10-14 | Hitachi Ltd | POWER STEERING DEVICE DRIVEN BY AN ELECTRIC MOTOR |
JPH0441960A (en) * | 1990-06-07 | 1992-02-12 | Hitachi Ltd | Control device for vehicle |
US5202830A (en) * | 1989-03-22 | 1993-04-13 | Honda Giken Kogyo Kabushiki Kaisha | Motor drive control circuit |
EP0536590A2 (en) * | 1991-10-10 | 1993-04-14 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
EP0554703A1 (en) * | 1992-02-04 | 1993-08-11 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5226499A (en) * | 1989-02-28 | 1993-07-13 | Mazda Motor Corporation | Front and rear wheel turning system for vehicle |
-
1993
- 1993-05-28 US US08/069,070 patent/US5360077A/en not_active Expired - Lifetime
- 1993-05-29 EP EP93108732A patent/EP0572961A3/en not_active Withdrawn
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4621327A (en) * | 1984-06-13 | 1986-11-04 | Nartron Corporation | Electronic power steering method and apparatus |
EP0174137A2 (en) * | 1984-08-30 | 1986-03-12 | Eaton Corporation | Fail-safe mechanism for an electrical power assisted steering system |
FR2604408A1 (en) * | 1986-09-29 | 1988-04-01 | Hitachi Ltd | POWER-DRIVEN POWER STEERING SYSTEM |
FR2613680A1 (en) * | 1987-04-13 | 1988-10-14 | Hitachi Ltd | POWER STEERING DEVICE DRIVEN BY AN ELECTRIC MOTOR |
US5202830A (en) * | 1989-03-22 | 1993-04-13 | Honda Giken Kogyo Kabushiki Kaisha | Motor drive control circuit |
JPH0441960A (en) * | 1990-06-07 | 1992-02-12 | Hitachi Ltd | Control device for vehicle |
EP0536590A2 (en) * | 1991-10-10 | 1993-04-14 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
EP0554703A1 (en) * | 1992-02-04 | 1993-08-11 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 016 no. 223 (M-1253) ,25 May 1992 & JP-A-04 041960 (HITACHI LTD;OTHERS: 01) 12 February 1992, * |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0712775A3 (en) * | 1994-11-21 | 1998-03-11 | Koyo Seiko Co., Ltd. | Electric power steering apparatus |
DE10056129A1 (en) * | 2000-11-13 | 2002-05-23 | Zf Lenksysteme Gmbh | Control system for an actuator in a motor vehicle |
US7193379B2 (en) | 2003-10-20 | 2007-03-20 | Wabtec Holding Corp. | Electronic circuit arrangement for switching an electrical load in a fail safe manner |
EP1561913A2 (en) | 2004-02-09 | 2005-08-10 | Hitachi, Ltd. | Driving apparatus and control method for electric actuator |
EP1561913A3 (en) * | 2004-02-09 | 2011-06-15 | Hitachi, Ltd. | Driving apparatus and control method for electric actuator |
US8355235B2 (en) | 2004-02-09 | 2013-01-15 | Hitachi, Ltd. | Driving apparatus and control method for electric actuator |
GB2429347A (en) * | 2005-04-01 | 2007-02-21 | Westinghouse Airbrake Technolo | Fail safe switching of an electrical load |
GB2429347B (en) * | 2005-04-01 | 2007-08-08 | Westinghouse Airbrake Technolo | Electronic circuit arrangement for switching an electrical load in a fail safe manner |
FR2884660A1 (en) * | 2005-04-15 | 2006-10-20 | Westinghouse Airbrake Technolo | Electronic circuit arrangement for switching electric state of e.g. electromagnet, of e.g. strip light, in transit vehicle, has transistor to cause electric coupling of load to conductor to switch load from off state to on state |
WO2010031520A1 (en) * | 2008-09-17 | 2010-03-25 | Volkswagen Ag | Servo steering system and method for operating a servo steering system |
EP2790318A4 (en) * | 2011-12-05 | 2015-07-22 | Mitsubishi Electric Corp | Electronic control device having power supply voltage monitoring function and vehicle steering control device equipped with same |
US9981684B2 (en) | 2011-12-05 | 2018-05-29 | Mitsubishi Electric Corporation | Vehicle power steering control apparatus |
Also Published As
Publication number | Publication date |
---|---|
EP0572961A3 (en) | 1996-01-10 |
US5360077A (en) | 1994-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5360077A (en) | Electric power steering apparatus | |
EP0638470B1 (en) | Electric power steering apparatus | |
EP0554703B1 (en) | Electric power steering apparatus | |
US12005975B2 (en) | Method for providing steering assistance for an electromechanical steering system of a motor vehicle comprising a redundantly designed control device | |
JP2001078480A (en) | Abnormally detecting device for motor drive device | |
JP5223945B2 (en) | Control method and control apparatus for electric power steering apparatus | |
US6498403B1 (en) | Fail-safe mechanism having a driver circuit for controlling driving of an electrical system of a vehicle | |
JPH07251749A (en) | Motor-driven power steering control device | |
EP0706930B1 (en) | Electric power steering apparatus | |
JP2836766B2 (en) | Electric power steering control apparatus and method | |
JP3096793B2 (en) | Electric power steering device | |
US11273862B2 (en) | Steering control device | |
JP3777792B2 (en) | Control device for electric power steering | |
US6988027B2 (en) | Electric power steering system | |
US5156227A (en) | Clutch control method and clutch controller for motor-driven power steering apparatus | |
JP2694612B2 (en) | Electric power steering device | |
JP3166397B2 (en) | Electric power steering device | |
JP2004122942A (en) | Controller for vehicle | |
JP4821144B2 (en) | Control method and control apparatus for electric power steering apparatus | |
JPH0594056U (en) | Electric power steering device | |
JPH11342859A (en) | Control device for motor power steering | |
JP2694609B2 (en) | Electric power steering device | |
JPH0597042A (en) | Motor-operated power steering device | |
JPH09301200A (en) | Motor-driven power steering device | |
JPH08108856A (en) | Motor-driven power steering device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19960210 |
|
17Q | First examination report despatched |
Effective date: 19960314 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Withdrawal date: 19960531 |