EP0542804A1 - Multiplex addressing of ferro-electric liquid crystal displays. - Google Patents

Multiplex addressing of ferro-electric liquid crystal displays.

Info

Publication number
EP0542804A1
EP0542804A1 EP91914038A EP91914038A EP0542804A1 EP 0542804 A1 EP0542804 A1 EP 0542804A1 EP 91914038 A EP91914038 A EP 91914038A EP 91914038 A EP91914038 A EP 91914038A EP 0542804 A1 EP0542804 A1 EP 0542804A1
Authority
EP
European Patent Office
Prior art keywords
strobe
pulse
waveform
voltage
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP91914038A
Other languages
German (de)
French (fr)
Other versions
EP0542804B1 (en
Inventor
Jonathan Rennie Hanbury Hughes
Edward Peter Leadon Roa Raynes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qinetiq Ltd
Original Assignee
UK Secretary of State for Defence
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by UK Secretary of State for Defence filed Critical UK Secretary of State for Defence
Publication of EP0542804A1 publication Critical patent/EP0542804A1/en
Application granted granted Critical
Publication of EP0542804B1 publication Critical patent/EP0542804B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3622Control of matrices with row and column drivers using a passive matrix
    • G09G3/3629Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202Addressing of scan or signal lines
    • G09G2310/0205Simultaneous scanning of several lines in flat panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/06Details of flat display driving waveforms
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/06Details of flat display driving waveforms
    • G09G2310/061Details of flat display driving waveforms for resetting or blanking
    • G09G2310/063Waveforms for resetting the whole screen at once
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/04Maintaining the quality of display appearance
    • G09G2320/041Temperature compensation

Definitions

  • This invention relates to multiplex addressing of ferro-electric liquid crystal displays.
  • Such displays use a tilted chiral smectic C, I, or F liquid crystal material.
  • Liquid crystal devices commonly comprise a thin layer of a liquid crystal material contained between two glass slides. Optically transparent electrodes are formed on the inner surface of both slides. When an electric voltage is applied to these electrodes the resulting electric field changes the molecular alignment of the liquid crystal molecules. The changes in molecular alignment are readily observable and form the basis for many types of liquid crystal display devices.
  • ferro electric liquid crystal devices the molecules switch between two different alignment directions depending on the polarity of an applied electric field. These devices have a degree of bistability and tend to remain in one of the two switched states until switched to the other switched state. This allows the multiplex addressing of quite large displays.
  • One common multiplex display has display elements, ie pixels, arranged in an x, y matrix format for the display of e.g., alpha numeric characters.
  • the matrix format is provided by forming the electrodes on one slide as a series of column electrodes, and the electrodes on the other slide as a series of row electrodes. The intersections between each column and row form addressable elements or pixels.
  • Other matrix layout are known, e.g, polar co-ordinate (r - ⁇ ), and seven bar numeric displays.
  • a common feature is application of a voltage, called a strobe voltage to each row or line in sequence.
  • a strobe voltage to each row or line in sequence.
  • appropriate voltages called data voltages
  • the differences between the different schemes lies in the shape of the strobe and data voltage waveforms.
  • European Patent Application 0,306,203 describes one multiplex addressing scheme for ferro electric liquid crystal displays.
  • the strobe is a unipolar pulse of alternating polarity, and the two data waveforms are rectangular waves of opposite sign.
  • the strobe pulse width is one half the data waveform period. The combination of the strobe and the appropriate one of the data voltages provides a switching of the liquid crystal material.
  • the material may be switched between its two states by two strobe pulses of opposite sign, in conjunction with a data waveform.
  • a blanking pulse may be used to switch the material into one state, and a single strobe pulse used with an appropriate data pulse to selectively switch back pixels to the other state.
  • a single strobe pulse used with an appropriate data pulse to selectively switch back pixels to the other state.
  • Blanking pulses are normally greater in amplitude and length of application than the strobe pulses so that the material switches irrespective of which of the two data waveforms is applied to any one intersection. Blanking pulses may be applied on a line by line basis ahead of the strobe, or the whole display may be blanked at one time, or a group of lines may be simultaneously blanked.
  • One known blanking scheme uses blanking pulse of equal voltage (V) time (t) product Vt, but opposite polarity, to the strobe pulse Vt product.
  • the blanking pulse has an amplitude of half and a time of application of twice that of the strobe pulse. These values ensure the blanking and strobe have a net zero d.c. value without periodic reversal of polarity. Experimental use has shown the scheme to have a poor performance.
  • the feature of d.c. balance is particularly important in projection displays since if it is desired to switch the gap between pixels to one optical state then periodic reversal of polarities is not permissible.
  • One problem with existing displays is the time taken to address complex displays. In order to drive complex displays at video frame rates it is necessary to address the display quickly. Contrast ratio can also be improved by addressing quickly so that the column waveform is at a correspondingly high frequency. However, merely increasing the speed of addressing will not always result in correct switching.
  • An object of the present invention is to reduce the time taken to address a matrix display and to improve display contrast.
  • a method of multiplex addressing a ferro electric liquid crystal matrix display formed by the intersections of a first set of electrodes and a second set of electrodes comprises the steps of:- addressing each electrode individually in the first set of electrodes, such addressing being either by application of a strobe waveform of pulses of positive and negative values, or by application of a blanking pulse followed by a strobe pulse with periodic polarity reversal to maintain a net zero d.c.
  • the strobe waveform may be first a zero in the first period, ts, followed by a non zero voltage (main) pulse for a period greater than ts. eg (1.5. 2.0, 2.5. 3.0 or more) x ts.
  • the strobe waveform may have a non zero voltage in the first ts period of the same or different polarity to the remainder of the strobe; this first voltage pulse being of variable amplitude to provide a temperature compensation.
  • the strobe waveform may be followed by a non zero voltage for a time period of opposite polarity to the main voltage pulse, eg greater than ts, ts, or less than ts.
  • the liquid crystal material may be switched between its two states by coincidence of a strobe pulse and an appropriate data waveform.
  • the material may be switched into one of its state by a blanking pulse and subsequently selected pixels switched back to the other state by coincidence of a strobe pulse and an appropriate data waveform;
  • the blanking pulse may be in two parts; a first part of opposite polarity to the second. Both parts of the blanking pulse are arranged to have a voltage time product Vt that combines with the Vt product of the single strobe to give a net zero d.c. value.
  • Extending the time length of the strobe pulse means an overlapping of addressing in sucessive electrodes in the first set of electrodes. Such overlapping effectively increases the width of the switching pulse whilst not affecting the other waveforms and thus reduces the total time taken to address a complete display whilst maintaining a good contrast ratio between elements in the two different switched states.
  • Each strobe pulse may be immediately preceded by a smaller prepulse of the same or opposite sign to that of the associated strobe pulse. This prepulse may be used to change the switching characteristics of the liquid crystal material. It may be used as part of a temperature compensation. In this case the temperature of the material is sensed and the amplitude of the prepulse adjusted as appropriate.
  • Each strobe pulse may be immediately followed by a pulse of opposite sign.
  • a multiplex addressed liquid crystal display comprises: a liquid crystal cell formed by a layer of liquid crystal material contained between two cell walls, the liquid crystal material being a tilted chiral smectic material having a negative dielectric anisotropy, the cell walls carrying electrodes formed as a first series of
  • Electrodes on one wall and a second series of electrodes on the other cell walls the electrodes being arranged to form collectively a matrix of addressable intersections, at least one of the cell walls being surface treated to provide surface alignment to liquid crystal
  • driver circuits for applying a strobe waveform in sequence to each electrode in the first set of electrodes; driver circuits for applying data waveforms to the second set of electrodes; waveform generators for generating a strobe waveform, and two data waveforms for applying to the driver circuits; and means for controlling the order of data waveforms so that a desired display pattern is obtained;
  • a data waveform generator that generates two sets of waveforms of equal amplitude and frequency but opposite sign, each data waveform comprising d.c. pulses of alternate sign
  • a strobe generator that generates a strobe pulse of greater duration than one half a data waveform period, each strobe pulse extending into an address period of the next electrode.
  • Emin is the field at which the response time-voltage switching characteristic of the liquid crystal material exhibits a minimum response time
  • ⁇ o is the permittivity of free space
  • is the (negative) dielectric anisotropy of the liquid crystal material
  • is the cone angle of the liquid crystal material
  • Ps is the spontaneous polarisation
  • Figure 1 is a diagrammatic view of a time multiplex addressed x, y matrix
  • Figure 2 is a cross section of part of the display of Figure 1 to an enlarged scale
  • Figure 3 is a graph of log time against log voltage showing
  • Figures 4-8 show different strobe and data waveform diagrams that can be used
  • Figure 9 show waveform diagrams having a strobe modified from that of Figure 4.
  • Figure 10 show blanking, strobe and data waveforms diagrams
  • Figure 11 show strobe, data, and addressing waveforms used in a prior art display.
  • Figures 12 a, b show waveform diagrams for addressing the 4 ⁇ 4 element display shown in Figure 13;
  • Figure 13 is a 4 ⁇ 4 element array showing some intersections
  • Figures 16-20 are log time against log applied voltage graphs
  • Figures 21, 22 show different blanking, strobe and data
  • Figures 23, 24 show row and column waveforms for a prior art
  • Figures 25, 26 show row and column waveforms for a modification of
  • the display 1 shown in Figures 1, 2 comprises two glass walls 2, 3 spaced about 1-6 ⁇ m apart by a spacer ring 4 and/or distributed spacers.
  • Electrode structures 5. 6 of transparent tin oxide are formed on the inner face of both walls. These electrodes are shown as row and column forming an X, Y matrix but may be of other forms. For example, radial and curved shape for an r, ⁇ display, or of segments form for a digital seven bar display.
  • a layer 7 of liquid crystal material is contained between the walls 2, 3 and spacer ring 4.
  • Polarisers 8, 9 are arranged in front of and behind the cell 1. Row 10 and column 11 drivers apply voltage signals to the cell. Two sets of waveforms are generated for supplying the row and column drivers 10, 11. A strobe wave form generator 12 supplies row waveforms, and a data waveform generator 13 supplies ON and OFF waveforms to the column drivers 11. Overall control of timing and display format is controlled by a control logic unit 14. Temperature of the liquid crystal layer 7 is measured by a thermocouple 15 whose output is fed to the strobe generator 12. The thermocouple 15 output may be direct to the generator or via a proportioning element 16 e.g. a programmed ROM chip to vary one part of the strobe pulse and or data waveform.
  • a proportioning element 16 e.g. a programmed ROM chip to vary one part of the strobe pulse and or data waveform.
  • the cell walls Prior to assembly the cell walls are surface treated in a known manner, e.g. by applying a thin layer of polyimide or polyamide, drying and, where appropriate, curing and buffing with a cloth (e.g. rayon) in a single direction, R1, R2.
  • a cloth e.g. rayon
  • a thin layer of e.g. silicon monoxide may be evaporated at an oblique angle.
  • R1, R2 may be parallel or anti parallel.
  • suitable unidirectional voltages are applied the molecules director align along one of two directions D1, D2 depending on polarity of the voltage. Ideally the angle between D1, D2 is about 45°. In the absence of an applied electric field the molecules adopt an intermediate alignment direction between R1, R2 and the directions D1, D2.
  • the device may operate in a transmissive or reflective mode. In the former light passing through the device e.g. from a tungsten bulb is selectively transmitted or blocked to form the desired display. In the reflective mode a mirror is placed behind the second polariser 9 to reflect ambient light back through the cell 1 and two polarisers. By making the mirror partly reflecting the device may be operated both in a transmissive and reflective mode.
  • Pleochroic dyes may be added to the material 7. In this case only one polariser is needed and the layer thickness may be 4-10 ⁇ m.
  • Suitable liquid crystal materials are:
  • Mixture A which contains 5% racemic dopant and 3% chiral dopant in the host;
  • Mixture B which contains 9.5% racemic dopant and 3.5% chiral dopant in the host.
  • Mixture A has the phase sequence Sc 100°C Sa 111°C N 136°C.
  • Mixture B has the phase sequence Sc 87°C 118°C N 132°C.
  • Liquid crystal material at an intersection of a row and column electrode is switched by application of an addressing voltage.
  • Vs instantaneous value of strobe waveform
  • Vd instantaneous value of data waveform
  • the switching characteristic is independent of the sign of the voltage; i.e. the material switches for either a positive or a negative voltage of a given amplitude.
  • the direction to which the materal switches is dependent on the polarity of voltage.
  • Two curves are shown in Figure 3 because the switching characteristic depends upon the shape of the addressing voltage pulse combination.
  • the upper curve is obtained when the addressing voltage is immediately preceded by a small prepulse of opposite sign; e.g. a small negative pulse followed by a larger positive pulse.
  • the material behaves the same on application of a small positive pulse followed by a large negative pulse. This upper curve usually exhibits a turn round or a minimum response time at one voltage.
  • the small prepulse may be termed a leading pulse (Lp) and the larger addressing pulse a trailing pulse (Tp).
  • Lp leading pulse
  • Tp trailing pulse
  • the upper curve applies for a negative value of the ratio Lp/Tp.
  • the lower curve is obtained when the addressing voltage is immediately preceded by a small pre-pulse of the same sign; i.e. a small positive pulse followed by a larger positive pulse. The same applies for a small negative pulse followed by a large negative pulse.
  • the lower curve has a positive Lp/Tp ratio. This lower curve has a different shape to that of the upper curve; for some materials it may not have a minimum value of a voltage time curve.
  • the strobe waveform is first a zero for a time period ts followed by +3 for twice ts. This is applied to each row in sequence, i.e. one time frame period.
  • the second part of the strobe is a zero for one ts period followed by +3 for twice ts. Again this is applied to each row in sequence for one time frame period.
  • Complete addressing of a display takes two time frame periods.
  • the values of +3, -3 are units of voltage given for the purpose of illustration, actual values are given later for specific materials.
  • Data waveforms are arbitrarily defined as data ON and data OFF, or D1, and D2.
  • Data ON has first a value of +1 for a first time period of ts followed by a -1 for a time period ts. This is repeated; i.e. data ON is an alternating signal of amplitude 1 and period 2ts.
  • Data OFF is similar but has an inital value of -1 followed by +1; i.e. the inverse of data ON.
  • the first part of the data waveform e.g. for data ON the value of +1 for a time period ts, is coincident with the first part of the strobe waveform, i.e. zero for time period ts.
  • the addressing waveform is the sum of strobe and data.
  • the combination of a positive strobe pulse and data ON is :- -1, 4, 2, 1, -1, 1 etc.
  • the value 4 immediately preceded by -1 ensures the material switch characteristics are governed by the upper curve of Figure 3 *
  • the combination of a negative strobe pulse and data ON is:- -1, -2, -4, 1, -1, 1 etc.
  • the combination of smaller pulses of the same sign as the large (-4) pulse ensures the material switch characteristics are governed by the lower curve in Figure 3.
  • a positive strobe pulse and data OFF combine to give:- 1, 2, 4, -1, 1 etc; and a negative strobe pulse and data OFF combine to give:- 1, -4, -2, -1, 1, -1 etc.
  • each row is earthed, i.e. receives a zero voltage.
  • Each column receives either data ON or data OFF
  • intersections receive an alternating signal, caused by the data waveforms, when not being addressed.
  • This provides an a.c. bias to each intersection and helps maintain material in its switched state. Larger amounts of a.c. bias lead to improved contrast by the known a.c. stabilisation described in Proc 4th IDRC 1984, pp 217-220.
  • a.c. bias may be provided, e.g. from a 50 KHz source, direct onto those rows not receiving a strobe pulse.
  • the effect on contrast ratio of a.c. bias, both magnitude and pulse width is shown in Figures 14 and 15 for the materials SCE8 and mixture A. These show inherent contrast ratio (CR) measured as a function of a.c. frequency as a cell is switched between its two bistable states and measured at various levels of a.c. bias.
  • FIG. 5 Alternative strobe waveforms are shown in Figures 5 to 8.
  • the strobe is first a zero for 1 ⁇ ts, and 3 for 3 ⁇ ts, followed by its inverse.
  • the strobe waveforms is first a zero for 1 ⁇ ts and 3 for 4 ⁇ ts, followed by its inverse.
  • the strobe waveform is first a zero for 1 ⁇ ts, a 3 for 2 ⁇ ts, and -1 for 1 ⁇ ts; this is followed by its inverse.
  • Figure 8 is a modification of Figure 4 and uses a non zero prepulse in the strobe waveform. As shown the first part of the strobe is between -1 and 1, not the zero value of Figure 4. The remainder of the strobe is the same as in Figure 4,- i.e. amplitude 3 for twice ts. The resulting addressing waveform -is then a first pulse of between -2 and -1 for both first and second fields. The effect of this prepulse is to change the position of the switching curves. Figure 3 etc. Varying the value of the prepulse varies the shape and vertical position of the curves as explained wth reference to Figures 16, and 17 below. Table 8 below shows how the switching time varies with temperature.
  • Figure 9 shows a modification of Figure 4. Is this modification the strobe waveform is zero for the first ts and 3 for the next 1.5ts. This 1.5ts is merely one example since any value greater than ts can be used up to about 5ts.
  • Figure 10 shows a single blanking pulse of amplitude 4 applied for 4ts. This switches all the intersections to one switched state. A strobe is then used to switch selected intersections to the other switched state. Periodically the sign of the blanking and strobe are reversed to maintain overall net zero d.c. voltages.
  • the use of a blanking pulse and single strobe can be applied to all the schemes of Figures 4-8.
  • An advantage of blanking and strobe systems is that the whole display can be addressed in a single field time period.
  • FIG. 11 shows strobe, data, and addressing waveforms for a prior art display scheme, a mono pulse addressing scheme.
  • Figures 21, 22 show addressing schemes of this invention using a blanking pulse and a single strobe pulse that provide a net zero d.c. value.
  • the blanking pulse is in two parts, a prepulse of opposite sign to the main and blanking pulse.
  • the function of the prepulse is to give zero d.c. balance.
  • the prepulse has a value of 3 for 4ts immediately followed by -3 for 6ts.
  • the strobe pulse is first a zero for Its immediately followed by 3 for 2ts; this strobe is the same as the strobe in Figure 4.
  • Data waveforms D1 , D2 are also the same as in Figure 4.
  • the combination of blanking and D1 or D2 shows a large negative Vt product which switches all pixels in the addressed row to OFF.
  • the strobe pulse in combination with D2 switches required pixels to ON as described above with reference to Figure 4.
  • Figure 22 is similar to Figure 21 but has a different shape of blanking pulse.
  • This blanking pulse has a prepulse of amplitude 3 for 4ts immediately followed by -4.5 for 4ts.
  • the strobe pulse has amplitude 3 for 2ts as in Figure 4.
  • the combination of blanking pulse and D1 and D2 is shown to provide a large negative Vt product that switches all addressed rows to an OFF state. Again, selected pixels are switched to ON by the strobe and D2.
  • the blanking pulses of Figures 21, 22 can be applied with the other forms of strobe pulses shown in Figures 5-9 with amplitude and or Vt product arranged to give net zero d.c.
  • the amplitude of the pre and/or main blanking pulse is also adjusted to maintain a net zero d.c. value.
  • the blanking pulse may precede the strobe pulse by a variable amount but there is an optimum position for response time, contrast and visible flicker in the display. This is typicaly with blanking pulse starting six lines ahead of the strobe pulse but is dependent upon material parameters and the detail of the multiplex scheme.
  • Figures 12 a, b show the waveforms involved in addressing a 4 ⁇ 4 matrix array showing information as shown in Figure 13. Solid circles are arbitrarily shown as ON electrode intersections, i.e. display elements, unmarked intersections are OFF.
  • the addressing scheme is that used in Figure 4.
  • the positive, or leading, strobe pulse is applied to each row 1 to 4 in turn; this comprises the first field.
  • the negative, or trailing, strobe pulse is applied to each row 1 to 4 in turn and comprises the second field. Note there is an overlap between rows. For example the third ts period for row 1 occurs at the same as the first ts period of row 2. This overlap is more noticable for displays using the strobe waveforms shown in Figures 5, 6.
  • the data waveform data ON applied to column 1 remains constant because each intersection in column is always ON.
  • the data waveform is data OFF and remains constant because all intersections in column 2 are OFF.
  • the data waveform is data OFF whilst rows 1 and 2 are addressed, changing to data ON whilst row 3 is addressed, then changing back to data OFF whilst row 4 is addressed. This means that column 3 receives data OFF for 4 ⁇ ts, data ON for 2 ⁇ ts, data OFF for 2 ⁇ ts, a period of one field time, the time taken for the positive strobe pulse to address every row.
  • the data waveform is data OFF for 2ts, data ON for 2ts, data OFF for 2ts, and data ON for 2ts. This is repeated for a further field period whilst the negative strobe pulse is applied. Two field periods are required to provide one frame period and completely address the display. The above is .repeated until a new display pattern is needed.
  • intersection row 1 column 1 (R1,C1) the material does not switch during the first field period because the material switching follows the upper curve of Figure 3. and time and applied voltage level are made to lie below the switching curve. Instead the material switches during the second field period where the material switches because of the lower voltage/time requirements shown by the lower curve of Figure 3. A similar reasoning applies to intersection R1.C2 where the material switches during the first field period.
  • intersection R3.C3 the material switches during the second field period because the time/voltage applied during the first field period does not reach the higher value required by the upper curve of Figure 3.
  • Intersection R4,C4 switches at the end of the second field period whilst a negative strobe pulse is being applied.
  • the contrast ratio (CR) curves Figure 14 (mixture A) and Figure 15 (mixture SCE 8) indicate the inherent contrast of a device when switched between its two bistable positions in the presence of an ac bias.
  • Figure 16 shows a log time/voltage graph showing switching
  • the axes of the graph are log ts and log pulse amplitude voltage.
  • the curves are obtained in a calibration cell simulating the addressing waveforms shown in Figure 4.
  • Two different addressing waveforms are used.
  • the first one, waveform I is a small negative pulse (of -1) applied for a time ts, followed by a larger positive pulse (of 5) applied for a time 2ts, ie the Lp/Tp ratio is -0.166.
  • a period of zero volts is then followed by the inverse, i.e. a small positive pulse (of 1) and a negative larger pulse (of -5).
  • a 50 KHz square wave signal is imposed on the addressing to give an a.c. bias and simulate a data waveform.
  • the small pulse is 0.166 the value of the large pulse at all the voltage levels used to provide the curve.
  • This first addressing waveform provides the upper curve. Values of
  • the second addressing waveform, II is first a positive small pulse of 1 applied for ts immediately followed by a larger positive pulse of 4 applied for 2ts. After a period of zero volts this is inverted.
  • Figure 17 shows time voltage characteristics for the same addressing scheme used in Figure 16 namely that of Figure 4, but modified by use of a small pre pulse in the strobe waveform as in Figure 8.
  • Figure 17 shows that the effect of the pre pulse is to move the vertical position of the curves. This useful for temperature compensation where movement of the curves due to temperature changes is counteracted by changing the value of the pre pulse.
  • a 50 KHz waveform is superimposed to provide a.c. bias.
  • Figure 18 is similar to Figure 16 with an identical cell but using simulations of the addressing waveforms of Figure 5- Thus the
  • Vs 50
  • Vd 10
  • the lower curve switches at 38 ⁇ s
  • the upper curve switches at about 210 ⁇ s.
  • Figure 19 is similar to Figure 16 with an identical cell but using simulations of the addressing waveforms of Figure 1.
  • the switching is complicated since the upper curve has a re-entrant area where the material switches on the trailing pulse instead of the main pulse.
  • the lower curve, Vs - Vd - 40 switches at 58 to 240 and again at greater than 300 ⁇ s when switching is to the trailing pulse.
  • multiplex operation on the main pulse occurs between 58 and 24 ⁇ s and on the trailing pulse at greater than 300 ⁇ s.
  • the log time/voltage characteristics are given in Figure 20 for a conventional mono pulse addressing scheme using a simulation of the strobe and data waveforms of Figure 11 in the same cell as for Figure 11.
  • the simulation addressing waveform is a negative pulse of amplitude 1 unit for ts followed by a positive 6 units for ts.
  • the addressing waveform is a positive pulse of 1 unit for ts followed by a positive pulse of 4 units for ts.
  • the pulse amplitudes are described as units to indicate relative values; the curves are obtained at the illustrated voltages.
  • strobe, Vs, and data, Vd, voltage amplitude were selected to give addressing voltage values such that switching voltages lay above the lower curve of Figure 3 and non switching voltages lay below the upper curve of Figure 3. and the value of ts, in ⁇ seconds, adjusted to give a clear switching display. This ensured the cell was operating in the area indicated by hatched lines of Figure 3.
  • contrast ratio is the ratio of light transmitted in one switched state relative to that transmitted in the other switched state; it is a measure of the clarity of the display.
  • CR is measured at the extremes of the pulse width ts, or at specified values of ts.
  • CR has been optimised by adjusting one of the switched positions of the director in the liquid crystal to correspond to a minimum transmission.
  • Vs Vd ts CR (at lowest ts)
  • Operating Range is:- longest slot time / fastest slot time
  • Brightness (%) is compared with no cell between parallel polarisers.
  • A151 is: -
  • the * denotes chirality, without it the material iis racemic.
  • ferroelectric liquid crystal devices it is known to reduce peak row and column voltages by applying additional waveforms to both row and column electrodes.
  • Figures 23-24 show two different schemes for reducing the peak voltage of prior art monopulse drive systems of Figure 9.
  • a strobe (row) waveform is alternately a zero for 1.ts and a positive pulse of Vs for 1.ts in the first field followed by a zero for 1.ts and a negative pulse of -Vs for 1 ts in the second
  • the additional waveform is a positive Vs/2 during the first field followed by a -Vs/2 in the second field.
  • the resultant strobe waveform varies between Vs/2 and -Vs/2 as shown.
  • the data (column) waveforms are alternate Vd and -Vd pulses each lasting for 1.ts.
  • the additional waveform applied to each column is Vs/2 for the first field followed by -Vs/2 for a second field time.
  • the resultant data waveform is as shown to vary between Vd + Vs/2 and -(Vs/2 + Vd).
  • the effect of the additional waveform is to reduce the peak voltage of e.g. 50 volts to 35 volts.
  • FIG. 24 An alternative to Figure 23 is shown in Figure 24.
  • normal strobe pulses are a zero for 1.ts and a positive Vs for 1. ts in the first field time and a zero for 1.ts then -Vs for 1.ts in the second field time.
  • the additional waveform is a rectangular waveform of period 2.ts applied for the first field time followed by its inverse for the second field time, each varying between Vs/2 and -Vs/2 volts.
  • the resultant strobe (row) waveforms are as shown.
  • the data (column) waveforms are rectangular varying between +Vd and -Vd.
  • the additional waveform is the same as applied to the row electrodes.
  • the data (column) resultant waveform is as shown and varies between Vs/2 + Vd and -(Vs/2 + Vd). Again this reduces the peak voltage needed by display drivers from e.g. 50 volts to 35 volts.
  • Figures 23. 24 may be applied to the addressing scheme of Figures 4-8 above. This is shown in Figure 25 which is a modification of the scheme of Figure 5. Strobe pulses of a zero for 1.ts are followed by Vs for 3.ts in the first field time. Strobe pulses of zero for 1.ts and then -Vs for 3.ts follow in the second field time.
  • the strobe waveform is shown for rows 1, 2, 3 and 4 of a 4 row display; two different strobes are shown for row 4 for reasons explained later.
  • the additional waveform applied to row (and also column) electrodes is shown as Vs/2 for the first field time then -Vs/2 for the second field time.
  • the resultant row waveform for row 1 is shown to be -Vs/2 for 1.ts, Vs/2 for 3.ts, -Vs/2 for 4.ts, Vs/2 for 1.ts, -Vs/2 for 3.ts, and Vs/2 for 4.ts in the first and second field times.
  • the resultant of strobe and additional waveform and the row indicated as row 4a is shown to have a large peak value of + and 3Vs/2.
  • the additional waveform is Vs/2 for one field time, and -Vs/2 for the second field time.
  • the resultant column waveform is shown to vary between +/- (Vd + Vs/2).
  • Vs 50 volts
  • Vd - 10 volts the scheme of Figures 25, 26 reduces peak voltage to 35 volts.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Une cellule de cristaux liquides ferro-électrique est constituée par des électrodes en rangées et colonnes formant une matrice x, y d'éléments d'affichage. Un signal d'impulsion d'attaque est appliqué à chacunes des rangées de façon séquentielle, tandis que des signaux de données appropriés sont appliqués à toutes les électrodes en colonnes. A chaque élément d'affichage, le matériau reçoit un signal d'adressage servant à le commuter sur un de seux deux états de commutation en fonction de la polarité du signal d'adressage. les caractéristiques de commutation des matériaux ferro-électriques dépendent de la forme du signal d'adressage. Deux formes différentes de signaux d'adressage sont utilisées pour produire deux caractéristiques de commutation différentes et séparées. Il se peut qu'au moins une courbe de caractéristique de commutation présente un temps de réaction minimum pour une valeur de tension et l'affichage s'effectue à des tensions supérieures. Les signaux de données sont des impulsions alternativement positives et négatives de période 2ts. Le signal d'impulsion d'attaque est de zéro pour une période ts suivie par une impulsion de tension unipolaire d'une durée supérieure à ts, par exemple 1,5ts ou davantage. Ceci provoque un chevauchement de l'adressage dans les rangées contiguees, c'est-à-dire que la fin d'une impulsion d'attaque sur une rangée chevauche le début d'une impulsion d'attaque sur la prochaine rangée. Les éléments d'affichage peuvent éventuellement se commuter sur l'un de leurs deux états par l'intermédiaire de l'une de deux impulsions d'attaque de polarité opposée. De façon alternative, une impulsion d'effacement peut éventuellement commuter tous les éléments sur un état et une impulsion d'attaque s'utiliser pour commuter les éléments sélectionnés sur l'autre état.A ferroelectric liquid crystal cell is made up of electrodes in rows and columns forming an x, y matrix of display elements. A drive pulse signal is applied to each of the rows sequentially, while appropriate data signals are applied to all of the column electrodes. At each display element, the material receives an addressing signal used to switch it to one of two switching states depending on the polarity of the addressing signal. the switching characteristics of ferroelectric materials depend on the form of the addressing signal. Two different forms of address signals are used to produce two different and separate switching characteristics. At least one switching characteristic curve may have a minimum response time for a voltage value and the display will be made at higher voltages. The data signals are alternately positive and negative pulses of period 2ts. The drive pulse signal is zero for a period ts followed by a unipolar voltage pulse of duration greater than ts, for example 1.5ts or more. This causes the addressing to overlap in the contiguous rows, that is, the end of an attack pulse on one row overlaps the start of an attack pulse on the next row. The display elements can optionally switch to one of their two states by means of one of two drive pulses of opposite polarity. Alternatively, an erase pulse can optionally switch all of the elements to one state and an attack pulse can be used to switch the selected elements to the other state.

Description

Multiplex addressing of ferro-electric liquid crystal displays
This invention relates to multiplex addressing of ferro-electric liquid crystal displays. Such displays use a tilted chiral smectic C, I, or F liquid crystal material.
Liquid crystal devices commonly comprise a thin layer of a liquid crystal material contained between two glass slides. Optically transparent electrodes are formed on the inner surface of both slides. When an electric voltage is applied to these electrodes the resulting electric field changes the molecular alignment of the liquid crystal molecules. The changes in molecular alignment are readily observable and form the basis for many types of liquid crystal display devices.
In ferro electric liquid crystal devices the molecules switch between two different alignment directions depending on the polarity of an applied electric field. These devices have a degree of bistability and tend to remain in one of the two switched states until switched to the other switched state. This allows the multiplex addressing of quite large displays.
One common multiplex display has display elements, ie pixels, arranged in an x, y matrix format for the display of e.g., alpha numeric characters. The matrix format is provided by forming the electrodes on one slide as a series of column electrodes, and the electrodes on the other slide as a series of row electrodes. The intersections between each column and row form addressable elements or pixels. Other matrix layout are known, e.g, polar co-ordinate (r - θ), and seven bar numeric displays. There are many different multiplex addressing schemes. A common feature is application of a voltage, called a strobe voltage to each row or line in sequence. Coincidentially with the strobe applied at each row, appropriate voltages, called data voltages, are applied to all column electrodes. The differences between the different schemes lies in the shape of the strobe and data voltage waveforms.
European Patent Application 0,306,203 describes one multiplex addressing scheme for ferro electric liquid crystal displays. In this application the strobe is a unipolar pulse of alternating polarity, and the two data waveforms are rectangular waves of opposite sign. The strobe pulse width is one half the data waveform period. The combination of the strobe and the appropriate one of the data voltages provides a switching of the liquid crystal material.
Other addressing schemes are described in GB 2,146,473-A;
GB-2,173,336A; GB-2,173,337-A; GB-2,173,629-A; WO 89/05025 ; Harada et al 1985 S.I.D Digest Paper 8.4 pp 131-134; and Lagerwall et al 1985 IEEE, IDRC pp 213-221; Proc 1988 IEEE, IDRC p 98-101 Fast Addressing for Ferro Electric LC Display Panels, P Maltese et al.
The material may be switched between its two states by two strobe pulses of opposite sign, in conjunction with a data waveform. Alternatively, a blanking pulse may be used to switch the material into one state, and a single strobe pulse used with an appropriate data pulse to selectively switch back pixels to the other state. Periodically the sign of the blanking and the strobe pulses are alternated to maintain a net zero d.c. value.
These blanking pulses are normally greater in amplitude and length of application than the strobe pulses so that the material switches irrespective of which of the two data waveforms is applied to any one intersection. Blanking pulses may be applied on a line by line basis ahead of the strobe, or the whole display may be blanked at one time, or a group of lines may be simultaneously blanked.
One known blanking scheme uses blanking pulse of equal voltage (V) time (t) product Vt, but opposite polarity, to the strobe pulse Vt product. The blanking pulse has an amplitude of half and a time of application of twice that of the strobe pulse. These values ensure the blanking and strobe have a net zero d.c. value without periodic reversal of polarity. Experimental use has shown the scheme to have a poor performance.
Another known scheme with a blanking pulse is described in EP 0,378,293. This uses a conventional d.c. balanced strobe pulse (of equal periods of opposite polarity) with a similar d.c. balanced blanking pulse (of equal periods of opposite polarity) in which the width of the blanking pulse may be several times that of the strobe pulse. Such a scheme has a net zero d.c. value without periodic reversal of polarity of blanking and strobe waveforms.
The feature of d.c. balance is particularly important in projection displays since if it is desired to switch the gap between pixels to one optical state then periodic reversal of polarities is not permissible. One problem with existing displays is the time taken to address complex displays. In order to drive complex displays at video frame rates it is necessary to address the display quickly. Contrast ratio can also be improved by addressing quickly so that the column waveform is at a correspondingly high frequency. However, merely increasing the speed of addressing will not always result in correct switching. An object of the present invention is to reduce the time taken to address a matrix display and to improve display contrast.
According to this invention a method of multiplex addressing a ferro electric liquid crystal matrix display formed by the intersections of a first set of electrodes and a second set of electrodes comprises the steps of:- addressing each electrode individually in the first set of electrodes, such addressing being either by application of a strobe waveform of pulses of positive and negative values, or by application of a blanking pulse followed by a strobe pulse with periodic polarity reversal to maintain a net zero d.c. value, applying one of two data waveforms to each electrode in the second set of electrodes synchronised with the strobe waveform, both data waveforms being of alternating positive and negative values with one data waveform the inverse of the other data waveform, the period of the data waveforms (2ts) being twice that of a single strobe pulse (ts),
Characterised by:- extending in time the end of each strobe pulse, whereby each intersection is addressed with a pulse of appropriate sign and magnitude to turn that intersection to a desired display state once per complete display address period and an overall net zero d.c. value. The strobe waveform may be first a zero in the first period, ts, followed by a non zero voltage (main) pulse for a period greater than ts. eg (1.5. 2.0, 2.5. 3.0 or more) x ts. The strobe waveform may have a non zero voltage in the first ts period of the same or different polarity to the remainder of the strobe; this first voltage pulse being of variable amplitude to provide a temperature compensation. The strobe waveform may be followed by a non zero voltage for a time period of opposite polarity to the main voltage pulse, eg greater than ts, ts, or less than ts.
The liquid crystal material may be switched between its two states by coincidence of a strobe pulse and an appropriate data waveform.
Alternatively the material may be switched into one of its state by a blanking pulse and subsequently selected pixels switched back to the other state by coincidence of a strobe pulse and an appropriate data waveform;
The blanking pulse may be in two parts; a first part of opposite polarity to the second. Both parts of the blanking pulse are arranged to have a voltage time product Vt that combines with the Vt product of the single strobe to give a net zero d.c. value.
Extending the time length of the strobe pulse means an overlapping of addressing in sucessive electrodes in the first set of electrodes. Such overlapping effectively increases the width of the switching pulse whilst not affecting the other waveforms and thus reduces the total time taken to address a complete display whilst maintaining a good contrast ratio between elements in the two different switched states. Each strobe pulse may be immediately preceded by a smaller prepulse of the same or opposite sign to that of the associated strobe pulse. This prepulse may be used to change the switching characteristics of the liquid crystal material. It may be used as part of a temperature compensation. In this case the temperature of the material is sensed and the amplitude of the prepulse adjusted as appropriate.
Each strobe pulse may be immediately followed by a pulse of opposite sign.
According to this invention a multiplex addressed liquid crystal display comprises: a liquid crystal cell formed by a layer of liquid crystal material contained between two cell walls, the liquid crystal material being a tilted chiral smectic material having a negative dielectric anisotropy, the cell walls carrying electrodes formed as a first series of
electrodes on one wall and a second series of electrodes on the other cell walls, the electrodes being arranged to form collectively a matrix of addressable intersections, at least one of the cell walls being surface treated to provide surface alignment to liquid crystal
molecules along a single direction; driver circuits for applying a strobe waveform in sequence to each electrode in the first set of electrodes; driver circuits for applying data waveforms to the second set of electrodes; waveform generators for generating a strobe waveform, and two data waveforms for applying to the driver circuits; and means for controlling the order of data waveforms so that a desired display pattern is obtained;
Characterised by:- a data waveform generator that generates two sets of waveforms of equal amplitude and frequency but opposite sign, each data waveform comprising d.c. pulses of alternate sign, and a strobe generator that generates a strobe pulse of greater duration than one half a data waveform period, each strobe pulse extending into an address period of the next electrode. A simple analysis of the liquid crystal switching behaviour (Liquid Crystal, 1989. vol 6, No 3. PP 341-347) yields the following expression for the field at which the response time - voltage switching
characteristic of the liquid crystal material exhibits a minimum response time. where Emin is the field at which the response time-voltage switching characteristic of the liquid crystal material exhibits a minimum response time, ∊o is the permittivity of free space Δ∊ is the (negative) dielectric anisotropy of the liquid crystal material
θ is the cone angle of the liquid crystal material
Ps is the spontaneous polarisation.
This simple analysis holds true for only some materials and their values of Ps and L∊ can be adjusted to achieve desired opaerating voltages. Recent work (ref. E P Raynes, The Physics of Displays for the 1990's, in Fine Chemicals for the Electronics Industry II, Chemical Applications for the 1990's, pp 130-146; Jones, Raynes, and Towler, The Importance of Dielectric Biaxiality for Ferro electric Liquid
Crystal Devices, 3rd International Coference on Ferro electric Liquid Crystals, Univ of Boulder Colerado USA 24-28 June 1991) has shown that the dielectric biaxiality is important for the existence of a minimum in the response time - voltage characteristic. The data for Figures 16-20 described below were obtained experimentally. The invention will now be described by way of example only with reference to the accompanying drawings of which:
Figure 1 is a diagrammatic view of a time multiplex addressed x, y matrix;
Figure 2 is a cross section of part of the display of Figure 1 to an enlarged scale;
Figure 3 is a graph of log time against log voltage showing
switching characteristics of a smectic material for two differently shaped addressing waveforms;
Figures 4-8 show different strobe and data waveform diagrams that can be used;
Figure 9 show waveform diagrams having a strobe modified from that of Figure 4;
Figure 10 show blanking, strobe and data waveforms diagrams, Figure 11 show strobe, data, and addressing waveforms used in a prior art display.
Figures 12 a, b show waveform diagrams for addressing the 4 × 4 element display shown in Figure 13;
Figure 13 is a 4 × 4 element array showing some intersections
switched to an ON state with the remainder in an OFF state; Figures 14, 15 show plots of contrast ratio against applied
voltage pulse width for two different materials,
Figures 16-20 are log time against log applied voltage graphs
showing the switching characteristics of one material with different applied waveforms;
Figures 21, 22 show different blanking, strobe and data
waveforms;
Figures 23, 24 show row and column waveforms for a prior art
display;
Figures 25, 26 show row and column waveforms for a modification of
Figure 6. The display 1 shown in Figures 1, 2 comprises two glass walls 2, 3 spaced about 1-6 μm apart by a spacer ring 4 and/or distributed spacers.
Electrode structures 5. 6 of transparent tin oxide are formed on the inner face of both walls. These electrodes are shown as row and column forming an X, Y matrix but may be of other forms. For example, radial and curved shape for an r, θ display, or of segments form for a digital seven bar display.
A layer 7 of liquid crystal material is contained between the walls 2, 3 and spacer ring 4.
Polarisers 8, 9 are arranged in front of and behind the cell 1. Row 10 and column 11 drivers apply voltage signals to the cell. Two sets of waveforms are generated for supplying the row and column drivers 10, 11. A strobe wave form generator 12 supplies row waveforms, and a data waveform generator 13 supplies ON and OFF waveforms to the column drivers 11. Overall control of timing and display format is controlled by a control logic unit 14. Temperature of the liquid crystal layer 7 is measured by a thermocouple 15 whose output is fed to the strobe generator 12. The thermocouple 15 output may be direct to the generator or via a proportioning element 16 e.g. a programmed ROM chip to vary one part of the strobe pulse and or data waveform.
Prior to assembly the cell walls are surface treated in a known manner, e.g. by applying a thin layer of polyimide or polyamide, drying and, where appropriate, curing and buffing with a cloth (e.g. rayon) in a single direction, R1, R2. Alternatively a thin layer of e.g. silicon monoxide may be evaporated at an oblique angle. These treatments provide a surface alignment for the liquid crystal molecules. The alignment/rubbing directions R1, R2 may be parallel or anti parallel. When suitable unidirectional voltages are applied the molecules director align along one of two directions D1, D2 depending on polarity of the voltage. Ideally the angle between D1, D2 is about 45°. In the absence of an applied electric field the molecules adopt an intermediate alignment direction between R1, R2 and the directions D1, D2.
The device may operate in a transmissive or reflective mode. In the former light passing through the device e.g. from a tungsten bulb is selectively transmitted or blocked to form the desired display. In the reflective mode a mirror is placed behind the second polariser 9 to reflect ambient light back through the cell 1 and two polarisers. By making the mirror partly reflecting the device may be operated both in a transmissive and reflective mode.
Pleochroic dyes may be added to the material 7. In this case only one polariser is needed and the layer thickness may be 4-10μm.
Suitable liquid crystal materials are:
Merck catalogue reference number SCE 8 (available from Merck Ltd Poole, England) which has a Ps of about 5nC/square cm at 30°C, a dielectric anisotropy of about -2.0, and a phase sequence of:- Sc 59°C Sa 79°C N 98°C.
Mixture A which contains 5% racemic dopant and 3% chiral dopant in the host;
Mixture B which contains 9.5% racemic dopant and 3.5% chiral dopant in the host.
The * denotes chirality, without it the material is racemic. Both mixtures A, B have a Ps of about 7nC/square cm at 30ºC and a dielectric anisotropy of about -2.3.
Mixture A has the phase sequence Sc 100°C Sa 111°C N 136°C.
Mixture B has the phase sequence Sc 87°C 118°C N 132°C.
Liquid crystal material at an intersection of a row and column electrode is switched by application of an addressing voltage. This addressing voltage is obtained by the combination of applying a strobe waveform Vs to the row electrode, and a data waveform Vd to the column electrode. ie:- Vr = Vs - Vd where Vr = instantaneous value of addressing waveform
Vs = instantaneous value of strobe waveform, and
Vd = instantaneous value of data waveform
Chiral tilted smectic materials switch on the product of voltage and time. This characteristic is shown in Figure 3. Voltage time products above the curve will switch a material; below the curve is a
non-switching regime. Note, the switching characteristic is independent of the sign of the voltage; i.e. the material switches for either a positive or a negative voltage of a given amplitude. The direction to which the materal switches is dependent on the polarity of voltage. Two curves are shown in Figure 3 because the switching characteristic depends upon the shape of the addressing voltage pulse combination. The upper curve is obtained when the addressing voltage is immediately preceded by a small prepulse of opposite sign; e.g. a small negative pulse followed by a larger positive pulse. The material behaves the same on application of a small positive pulse followed by a large negative pulse. This upper curve usually exhibits a turn round or a minimum response time at one voltage. This is not as given by equation 1, since the switching behaviour is modified by the prepulse. The small prepulse may be termed a leading pulse (Lp) and the larger addressing pulse a trailing pulse (Tp). The upper curve applies for a negative value of the ratio Lp/Tp.
The lower curve is obtained when the addressing voltage is immediately preceded by a small pre-pulse of the same sign; i.e. a small positive pulse followed by a larger positive pulse. The same applies for a small negative pulse followed by a large negative pulse. The lower curve has a positive Lp/Tp ratio. This lower curve has a different shape to that of the upper curve; for some materials it may not have a minimum value of a voltage time curve.
The difference in shape between the two curves allows a device to be operated without ambiguity over quite a wide range of time values. This is obtained by operating a device in a regime between the two curves e.g. as shown in hatched lines. Intersections required to be switched are addressed by an addressing voltage having a shape where the lower curve applies and where the voltage and pulse width lie above the curve. Intersections not requiring to be switched either receive an addressing voltage having the shape where the upper curve applies, and where the voltage and pulse width lie below the curve, or only receive a data waveform voltage. This is described in more detail below. Figure 4 shows strobe, data, and addressing waveforms of one embodiment of the present invention. The strobe waveform is first a zero for a time period ts followed by +3 for twice ts. This is applied to each row in sequence, i.e. one time frame period. The second part of the strobe is a zero for one ts period followed by +3 for twice ts. Again this is applied to each row in sequence for one time frame period. Complete addressing of a display takes two time frame periods. The values of +3, -3 are units of voltage given for the purpose of illustration, actual values are given later for specific materials.
Data waveforms are arbitrarily defined as data ON and data OFF, or D1, and D2. Data ON has first a value of +1 for a first time period of ts followed by a -1 for a time period ts. This is repeated; i.e. data ON is an alternating signal of amplitude 1 and period 2ts. Data OFF is similar but has an inital value of -1 followed by +1; i.e. the inverse of data ON. The first part of the data waveform, e.g. for data ON the value of +1 for a time period ts, is coincident with the first part of the strobe waveform, i.e. zero for time period ts.
The addressing waveform is the sum of strobe and data. The combination of a positive strobe pulse and data ON is :- -1, 4, 2, 1, -1, 1 etc. The value 4 immediately preceded by -1 ensures the material switch characteristics are governed by the upper curve of Figure 3* The combination of a negative strobe pulse and data ON is:- -1, -2, -4, 1, -1, 1 etc. The combination of smaller pulses of the same sign as the large (-4) pulse ensures the material switch characteristics are governed by the lower curve in Figure 3. Similarly a positive strobe pulse and data OFF combine to give:- 1, 2, 4, -1, 1 etc; and a negative strobe pulse and data OFF combine to give:- 1, -4, -2, -1, 1, -1 etc. When not receiving a strobe pulse each row is earthed, i.e. receives a zero voltage. Each column receives either data ON or data OFF
throughout. The effect is that all intersections receive an alternating signal, caused by the data waveforms, when not being addressed. This provides an a.c. bias to each intersection and helps maintain material in its switched state. Larger amounts of a.c. bias lead to improved contrast by the known a.c. stabilisation described in Proc 4th IDRC 1984, pp 217-220.
Further a.c. bias may be provided, e.g. from a 50 KHz source, direct onto those rows not receiving a strobe pulse. The effect on contrast ratio of a.c. bias, both magnitude and pulse width is shown in Figures 14 and 15 for the materials SCE8 and mixture A. These show inherent contrast ratio (CR) measured as a function of a.c. frequency as a cell is switched between its two bistable states and measured at various levels of a.c. bias.
Alternative strobe waveforms are shown in Figures 5 to 8. In Figure 5 the strobe is first a zero for 1 × ts, and 3 for 3 × ts, followed by its inverse. In Figure 6 the strobe waveforms is first a zero for 1 × ts and 3 for 4 × ts, followed by its inverse. In Figure 7 the strobe waveform is first a zero for 1 × ts, a 3 for 2 × ts, and -1 for 1 × ts; this is followed by its inverse.
Figure 8 is a modification of Figure 4 and uses a non zero prepulse in the strobe waveform. As shown the first part of the strobe is between -1 and 1, not the zero value of Figure 4. The remainder of the strobe is the same as in Figure 4,- i.e. amplitude 3 for twice ts. The resulting addressing waveform -is then a first pulse of between -2 and -1 for both first and second fields. The effect of this prepulse is to change the position of the switching curves. Figure 3 etc. Varying the value of the prepulse varies the shape and vertical position of the curves as explained wth reference to Figures 16, and 17 below. Table 8 below shows how the switching time varies with temperature. Such a variation can be reduced by varying the prepulse amplitude. Figure 9 shows a modification of Figure 4. Is this modification the strobe waveform is zero for the first ts and 3 for the next 1.5ts. This 1.5ts is merely one example since any value greater than ts can be used up to about 5ts.
Figure 10 shows a single blanking pulse of amplitude 4 applied for 4ts. This switches all the intersections to one switched state. A strobe is then used to switch selected intersections to the other switched state. Periodically the sign of the blanking and strobe are reversed to maintain overall net zero d.c. voltages. The use of a blanking pulse and single strobe can be applied to all the schemes of Figures 4-8. An advantage of blanking and strobe systems is that the whole display can be addressed in a single field time period.
By way of comparison Figure 11 shows strobe, data, and addressing waveforms for a prior art display scheme, a mono pulse addressing scheme.
Figures 21, 22 show addressing schemes of this invention using a blanking pulse and a single strobe pulse that provide a net zero d.c. value.
In Figure 21 the blanking pulse is in two parts, a prepulse of opposite sign to the main and blanking pulse. The function of the prepulse is to give zero d.c. balance. The prepulse has a value of 3 for 4ts immediately followed by -3 for 6ts. The strobe pulse is first a zero for Its immediately followed by 3 for 2ts; this strobe is the same as the strobe in Figure 4. Data waveforms D1 , D2 are also the same as in Figure 4. The combination of blanking and D1 or D2 shows a large negative Vt product which switches all pixels in the addressed row to OFF. The strobe pulse in combination with D2 switches required pixels to ON as described above with reference to Figure 4. Figure 22 is similar to Figure 21 but has a different shape of blanking pulse. This blanking pulse has a prepulse of amplitude 3 for 4ts immediately followed by -4.5 for 4ts. The strobe pulse has amplitude 3 for 2ts as in Figure 4. The combination of blanking pulse and D1 and D2 is shown to provide a large negative Vt product that switches all addressed rows to an OFF state. Again, selected pixels are switched to ON by the strobe and D2.
The blanking pulses of Figures 21, 22 can be applied with the other forms of strobe pulses shown in Figures 5-9 with amplitude and or Vt product arranged to give net zero d.c. For the example of Figure 8 where the first time slot of the strobe is varied eg with temperature, the amplitude of the pre and/or main blanking pulse is also adjusted to maintain a net zero d.c. value.
The blanking pulse may precede the strobe pulse by a variable amount but there is an optimum position for response time, contrast and visible flicker in the display. This is typicaly with blanking pulse starting six lines ahead of the strobe pulse but is dependent upon material parameters and the detail of the multiplex scheme.
Figures 12 a, b show the waveforms involved in addressing a 4 × 4 matrix array showing information as shown in Figure 13. Solid circles are arbitrarily shown as ON electrode intersections, i.e. display elements, unmarked intersections are OFF. The addressing scheme is that used in Figure 4.
The positive, or leading, strobe pulse is applied to each row 1 to 4 in turn; this comprises the first field. After the last row is addressed by the leading strobe pulse the negative, or trailing, strobe pulse is applied to each row 1 to 4 in turn and comprises the second field. Note there is an overlap between rows. For example the third ts period for row 1 occurs at the same as the first ts period of row 2. This overlap is more noticable for displays using the strobe waveforms shown in Figures 5, 6.
The data waveform data ON applied to column 1 remains constant because each intersection in column is always ON. Similarly for column 2 the data waveform is data OFF and remains constant because all intersections in column 2 are OFF. For column 3 the data waveform is data OFF whilst rows 1 and 2 are addressed, changing to data ON whilst row 3 is addressed, then changing back to data OFF whilst row 4 is addressed. This means that column 3 receives data OFF for 4 × ts, data ON for 2 × ts, data OFF for 2 × ts, a period of one field time, the time taken for the positive strobe pulse to address every row. Similarly for column 4 the data waveform is data OFF for 2ts, data ON for 2ts, data OFF for 2ts, and data ON for 2ts. This is repeated for a further field period whilst the negative strobe pulse is applied. Two field periods are required to provide one frame period and completely address the display. The above is .repeated until a new display pattern is needed.
Resulting addressing waveforms are shown in Figure 12b. For
intersection row 1 column 1 (R1,C1) the material does not switch during the first field period because the material switching follows the upper curve of Figure 3. and time and applied voltage level are made to lie below the switching curve. Instead the material switches during the second field period where the material switches because of the lower voltage/time requirements shown by the lower curve of Figure 3. A similar reasoning applies to intersection R1.C2 where the material switches during the first field period.
For intersection R3.C3 the material switches during the second field period because the time/voltage applied during the first field period does not reach the higher value required by the upper curve of Figure 3. Intersection R4,C4 switches at the end of the second field period whilst a negative strobe pulse is being applied.
The shape of waveforms appled to column 4 imposes difficulties. Due to the ON-OFF-ON-OFF pattern of display the data waveform has a period twice that of e.g. column 1. This can mean a lower contrast ratio as shown in Figures 14, 15 where longer pulse widths (low frequency) gives markedly lower contrast ratios. Additionally the amplitude of the non switching but large addressing pulse in the first field contrasts with a lower amplitude switching pulse in the second field. For this to switch reliably a large difference is needed between the two switching curves shown e.g. in Figure 3.
The contrast ratio (CR) curves Figure 14 (mixture A) and Figure 15 (mixture SCE 8) indicate the inherent contrast of a device when switched between its two bistable positions in the presence of an ac bias.
Clearly operation along the plateau of short pulse widths is desirable for both good contrast and uniform contrast. Since the multiplexing a.c. bias from the column waveform will carry variable frequency components dependent upon the pixel pattern, the contrast in the display can vary. This is most noticeable in the cases of all pixels in one state (highest frequency components) and alternate pixels of opposite states (lowest frequency components) where there is a factor of two difference in the column waveform frequency. Such two cases are illustrated by Figures 12 and 13 for columns 1 and 4.
Figure 16 shows a log time/voltage graph showing switching
characteristics for the material SCE8 in a parallel rubbed cell with a layer thickness of 1.8μm at a temperature of 25°C. The axes of the graph are log ts and log pulse amplitude voltage.
The curves are obtained in a calibration cell simulating the addressing waveforms shown in Figure 4. Two different addressing waveforms are used. The first one, waveform I, is a small negative pulse (of -1) applied for a time ts, followed by a larger positive pulse (of 5) applied for a time 2ts, ie the Lp/Tp ratio is -0.166. A period of zero volts is then followed by the inverse, i.e. a small positive pulse (of 1) and a negative larger pulse (of -5). Additionally a 50 KHz square wave signal is imposed on the addressing to give an a.c. bias and simulate a data waveform. The small pulse is 0.166 the value of the large pulse at all the voltage levels used to provide the curve. This first addressing waveform provides the upper curve. Values of
time/voltage above this curve provide switching of the cell whilst values below the curve do not provide a switching. The second addressing waveform, II, is first a positive small pulse of 1 applied for ts immediately followed by a larger positive pulse of 4 applied for 2ts. After a period of zero volts this is inverted. The small pulse is 0.25 the value of the larger pulse, ie Lp/Tp = o.25.
Again a 50 KHz signal is imposed to provide an a.c. bias. This second addressing waveform provides the lower curve. Values of time/voltage above this curve provide switching of the cell; whilst values below the curve do not provide a switching. With a strobe voltage of Vs = 50 volts, data voltage Vd = 10 volts, the operating range is Vs-Vd = 40 switching at 52 μsecs, Vs + Vd = 60 switching at about 48θμsecs.
Figure 17 shows time voltage characteristics for the same addressing scheme used in Figure 16 namely that of Figure 4, but modified by use of a small pre pulse in the strobe waveform as in Figure 8. Figure 17 shows that the effect of the pre pulse is to move the vertical position of the curves. This useful for temperature compensation where movement of the curves due to temperature changes is counteracted by changing the value of the pre pulse.
For the upper curve the simulation addressing waveform is first a zero voltage for ts followed by a larger positive pulse of 6 for 2ts, ie Lp/Tp = 0. After a number of time intervals ts at zero volts the inverse is applied to maintain a net zero dc voltage. A 50 KHz waveform is superimposed to provide a.c. bias.
For the lower curve the addressing waveform is first a small positive pulse of 1 for ts followed by a larger positive pulse of 2 for 2 ts, ie Lp/Tp = 0/5. This is later reversed in polarity. A 50 KHz waveform is superimposed to provide a.c. bias. The operating range for Vs = 50, Vd = 10 is:- lower curves, Vs-Vd = 40 switching at 42μsecs, and the upper curve, Vs + Vd = 60 switching at about 500μsecs.
Figure 18 is similar to Figure 16 with an identical cell but using simulations of the addressing waveforms of Figure 5- Thus the
addressing waveforms are -1, 6, 4, 6, (Lp/Tp = -0.166) for the upper curve, and 1, 4, 6, 4 (Lp/Tp = 0.25) for the lower curve. For Vs = 50, Vd = 10, the lower curve switches at 38μs, and the upper curve switches at about 210μs.
Figure 19 is similar to Figure 16 with an identical cell but using simulations of the addressing waveforms of Figure 1. The addressing waveforms are as shown, namely for the curve with points marked "+" the values -1, 6, 6, -6 (Lp/Tp = -0.166) and for the curve with points marked "o" 1, 4, 4, -4. The switching is complicated since the upper curve has a re-entrant area where the material switches on the trailing pulse instead of the main pulse. For Vs = 50, Vd = 10, the lower curve, Vs - Vd - 40 switches at 58 to 240 and again at greater than 300μs when switching is to the trailing pulse. The upper curve, Vs + Vd = 60 does not show any switching at 60 volts. Thus multiplex operation on the main pulse occurs between 58 and 24θμs and on the trailing pulse at greater than 300μs.
By way of comparison the log time/voltage characteristics are given in Figure 20 for a conventional mono pulse addressing scheme using a simulation of the strobe and data waveforms of Figure 11 in the same cell as for Figure 11. For the upper curve the simulation addressing waveform is a negative pulse of amplitude 1 unit for ts followed by a positive 6 units for ts. For the lower curve the addressing waveform is a positive pulse of 1 unit for ts followed by a positive pulse of 4 units for ts. The pulse amplitudes are described as units to indicate relative values; the curves are obtained at the illustrated voltages. For Vs = 50, Vd = 10, the lower curve, Vs - Vd = 40 switches at 8θμs, and the upper curve, Vs + Vd = 60 switches at about 950μs. Details follow of device characteristics for different liquid crystal materials and different addressing waveforms. A single pixel test cell was constructed and addressed with a simulation of a 50 row display. Different values of strobe, Vs, and data, Vd, voltage amplitude were selected to give addressing voltage values such that switching voltages lay above the lower curve of Figure 3 and non switching voltages lay below the upper curve of Figure 3. and the value of ts, in μseconds, adjusted to give a clear switching display. This ensured the cell was operating in the area indicated by hatched lines of Figure 3. The value of contrast ratio, CR, is the ratio of light transmitted in one switched state relative to that transmitted in the other switched state; it is a measure of the clarity of the display. CR is measured at the extremes of the pulse width ts, or at specified values of ts. CR has been optimised by adjusting one of the switched positions of the director in the liquid crystal to correspond to a minimum transmission.
In the following tables the operating range of time ts does not quite match the information given by the volts/time plots of Figures 16-20. The reason for this is threefold. Firstly the simulations used in Figures 16-20 are not completely accurate for all situations of display patterns. Secondly at longer pulse widths and correspondingly long frame times an operator can discern flicker due to transient switching; this can be interpreted as not-multiplexing. Thirdly at longer pulse widths the contrast ratio becomes low, see Figures 14, 15. For example a CR of 2 at 200μs and so it is difficult to determine whether a material is switching or not.
Thus for practical displays the upper time limit should be taken as when a display no longer usefully switches. This may be much less than the actual switching time. Material SCE8 in a 1.8μm thick layer at 25°C
Table 1, addressing scheme of Figure 4
Vs Vd ts CR
50 5 36-53 8-7
50 7.5 46-115 45-15
40 10 46-88 77-21.5
50 10 57-140 71-9-5
Table 2, addressing scheme of Figure 5
50 7.5 40-73 26-11
40 10 34-57 64-23
50 10 47-100 67-17
Table 3. addressing scheme of Figure 7
50 5 44-280 17.5-5.4
50 7.5 62-225 62-5
40 10 56-186 87-5.8
50 10 69-213 70-4.8
Table 4, addressing scheme of Figure 11 (mono pulse)
50 5 65-450 23-3
50 7.5 75-480 65-2.2
40 10 95-345 49-2.7
50 10 83-370 63-2.3 Mixture B in a layer 1.7μm thick at 30°C
Table 5. addressing scheme of Figure 4
Vs Vd ts CR (at lowest ts)
50 10 22-78 51
50 7.5 17-82 33
40 10 16-47 56
Table 6, addressing scheme of Figure 5
50 10 20-68 51
50 7.5 14-62 24
40 10 13-36 53
40 7.5 10-37 7.2
45 7.5 10-42 10
Table 7. addressing scheme of Figure 7
50 10 24-80 52
50 7.5 19-98 35
40 10 18-66 68
Table 8, addressing scheme of Figure 4, at different temperatures
50 10 39-123 48 25°C
50 10 21-73 59 30°C
50 10 12-43 58 35°C
50 10 7-25 26 40°C
50 10 5-10 5 45°C
Table 9. addressing scheme of Figure 5. at different temperatures
50 10 18-64 52 30°C
50 10 8-20 13 40°C
50 10 8-37 44 35°C
50 10 35-120 48 25°C
Table 10, addressing scheme of Figure 11, at 30°C (mono pulse)
50 10 28-93 47
50 7.5 24-148 33
40 10 32-120 44
Material A in a layer 1.7μn thick at 30°C
Table 11, addressing scheme of Figure 4
40 10 39-100 46
50 10 59-120 26
Table 12, addressing scheme of Figure 5
40 10 33-85 48
50 10 52-110 30
Table 13. addressing scheme of Figure 7
40 10 40-150 46
50 10 64-220 23
Table 14, addressing scheme of Figure 11 (Mono Pulse)
40 10 56-150 32
50 10 66-300 22
Material Merck catalogue number 917
Temperature 30ºC; Vs = 60V; Vd = 15V
Table 15
Addressing scheme Fig 11 Fig 4 Fig 5 Fig 7 fastest slot time μs 27 15 12 17 longest slot time μs 116 37 28 70 operating range (time) 4.3X 2.5X 2.3X 4.1X contrast ratio (CR) 41 84 80 76
Brightness (%) 63 63 60 63
Operating Range is:- longest slot time / fastest slot time
Brightness (%) is compared with no cell between parallel polarisers.
Material RSRE A206: temperature 30ºC, Vs = 30V, Vd = 10V.
Table 16
Addressing scheme Fig 11 Fig 4 Fig 5 fastest slot time μs 60 27 20 operating range (time) >2X 2.6X 2.2X 1X contrast ratio (CR) 14 48 55
Brightness (%) 77 67 60 Material RSRE A206 is:- AS500 : A151 1 : 1 + 52 dopant
AS 500 : A 151 1:1 + 5% dopant
AS 500 is:-
A151 is: -
dopant
2% chiral
3% racemic
The * denotes chirality, without it the material iis racemic. In ferroelectric liquid crystal devices it is known to reduce peak row and column voltages by applying additional waveforms to both row and column electrodes.
For examples Figures 23-24 show two different schemes for reducing the peak voltage of prior art monopulse drive systems of Figure 9.
In Figure 23 a strobe (row) waveform is alternately a zero for 1.ts and a positive pulse of Vs for 1.ts in the first field followed by a zero for 1.ts and a negative pulse of -Vs for 1 ts in the second
field. The additional waveform is a positive Vs/2 during the first field followed by a -Vs/2 in the second field. The resultant strobe waveform varies between Vs/2 and -Vs/2 as shown. The data (column) waveforms are alternate Vd and -Vd pulses each lasting for 1.ts. The additional waveform applied to each column is Vs/2 for the first field followed by -Vs/2 for a second field time. The resultant data waveform is as shown to vary between Vd + Vs/2 and -(Vs/2 + Vd). The effect of the additional waveform is to reduce the peak voltage of e.g. 50 volts to 35 volts.
An alternative to Figure 23 is shown in Figure 24. As before normal strobe pulses are a zero for 1.ts and a positive Vs for 1. ts in the first field time and a zero for 1.ts then -Vs for 1.ts in the second field time. The additional waveform is a rectangular waveform of period 2.ts applied for the first field time followed by its inverse for the second field time, each varying between Vs/2 and -Vs/2 volts. The resultant strobe (row) waveforms are as shown. Similarly the data (column) waveforms are rectangular varying between +Vd and -Vd. The additional waveform is the same as applied to the row electrodes. The data (column) resultant waveform is as shown and varies between Vs/2 + Vd and -(Vs/2 + Vd). Again this reduces the peak voltage needed by display drivers from e.g. 50 volts to 35 volts. The same principles of Figures 23. 24 may be applied to the addressing scheme of Figures 4-8 above. This is shown in Figure 25 which is a modification of the scheme of Figure 5. Strobe pulses of a zero for 1.ts are followed by Vs for 3.ts in the first field time. Strobe pulses of zero for 1.ts and then -Vs for 3.ts follow in the second field time. The strobe waveform is shown for rows 1, 2, 3 and 4 of a 4 row display; two different strobes are shown for row 4 for reasons explained later. The additional waveform applied to row (and also column) electrodes is shown as Vs/2 for the first field time then -Vs/2 for the second field time. The resultant row waveform for row 1 is shown to be -Vs/2 for 1.ts, Vs/2 for 3.ts, -Vs/2 for 4.ts, Vs/2 for 1.ts, -Vs/2 for 3.ts, and Vs/2 for 4.ts in the first and second field times. The resultant of strobe and additional waveform and the row indicated as row 4a is shown to have a large peak value of + and 3Vs/2. The reason for this is the extended strobe pulse length which overlaps into the adjacent field. To overcome this row 4 is either kept hidden from view or addressed with a zero strobe voltage as indicated at row 4b. In a more practical example of e.g. a 128 row display, the waveform generated would be programmed as for a 128 row display but only 127 rows used in the scheme of Figure 25. Should even longer strobe pulse be used e.g. as in Figure 6 line even more lines will be left unused. Waveform applied to column electrodes are shown in Figure 26. Date 1 and its enverse data 2 are as in Figure
5. The additional waveform is Vs/2 for one field time, and -Vs/2 for the second field time. The resultant column waveform is shown to vary between +/- (Vd + Vs/2). Thus for the scheme of Figure 5 with Vs = 50 volts and Vd - 10 volts the scheme of Figures 25, 26 reduces peak voltage to 35 volts.

Claims

Claims:
1. A method of multiplex addressing a ferro electric liquid crystal matrix display formed by the intersections of a first set of electrodes and a second set of electrodes comprising the steps of:- addressing each electrode individually in the first set of electrodes, such addressing being either by application of a strobe waveform of pulses of positive and negative values, or by application of a blanking pulse followed by a strobe pulse with periodic polarity reversal to maintain a net zero dc value, applying one of two data waveforms to each electrode in the second set of electrodes synchronised with the strobe waveform, both data waveforms being of alternating positive and negative values with one data waveform the inverse of the other data waveform, the period of the data waveforms (2ts) being twice that of a single strobe pulse (ts),
Characterised by:- extending in time the end of each strobe pulse, whereby each intersection is addressed with a pulse of appropriate sign and magnitude to turn that intersection to a desired display state once per complete display address period and an overall net zero d.c. value.
2. The method of claim 1 wherein the strobe waveform is a zero voltage in a first ts time period, and a non zero voltage for a period greater than ts, followed by several periods ts of zero voltage representing one frame period, followed by a similar waveform of reversed polarity.
3. The method of claim 1 wherein the strobe waveform has a non zero voltage in the first time period ts, such voltage being less than the following voltage and being variable in amplitude to provide
compensation in material switching characteristics for temperature changes.
4. The method of claim 1 wherein two strobe pulses of opposite polarity are used in addressing each intersection.
5. The display of claim 4 wherein an additional waveform is applied to both sets of electrodes to produce a reduction in the peak voltage applied to the electrodes.
6. The method of claim 1 wherein the blanking pulse has two sections of opposite polarity whose voltage time product (Vt) combines with the voltage time product of the strobe pulse to provide a net zero d.c. value.
7. A multiplex addressed liquid crystal display comprising: a liquid crystal cell formed by a layer of liquid crystal material contained between two cell walls, the liquid crystal material being a tilted chiral smectic material having a negative dielectric anisotropy, the cell walls carrying electrodes formed as a first set of electrodes on one wall and a second set of electrodes on the other cell walls, the electrodes being arranged to form collectively a matrix of addressable intersections, at least one of the cell walls being surface treated to provide surface alignment to liquid crystal molecules along a single direction;
driver circuits for applying a strobe waveform in sequence to each electrode in the first set of electrodes;
driver circuits for applying data waveforms to the second set of electrodes;
waveform generators for generating a strobe waveform, and two data waveforms for applying to the driver circuits;
and means for controlling the order of data waveforms so that a desired display pattern is obtained; characterised by:- a data waveform generator that generates two sets of
waveforms of equal amplitude and frequency but opposite sign, each data waveform comprising d.c. pulses of alternate sign, and
a strobe generator that generates either two strobe pulses of
opposite polarity or a blanking pulse and a strobe of opposite polarity, the strobe pulse being of greater time duration than one half a data waveform period, and extending into an address period of the next electrode,
the arrangement being such that each intersection is addressed with a pulse of appropriate sign and magnitude to turn that intersection to a desired display state once per complete display address period and an overall net zero d.c. value.
8. The display of claim 7 wherein the strobe waveform generator is arranged to generate a zero voltage in a first time period ts, then a non zero voltage for a period greater than ts followed by several periods ts of zero voltage representing one frame period, followed by a similar waveform of reversed polarity.
9. The display of claim 8 and further comprising means for generating an additional waveform and applying such additional waveform to both set of electrodes.
10. The display of claim 7 and further including a temperature sensor for detecting display temperature, and means for varying addressing voltages.
11. The display of claim 10 wherein the strobe waveform generator is arranged to generate a non zero voltage in the first time period ts, such voltage being less than the adjacent following voltage and being variable in amplitude and sign to provide compensation in material switching characteristics against temperature changes.
12. The display of claim 7 wherein the strobe generator is arranged to generate a blanking pulse with two sections of opposite polarity whose voltage time product (Vt) combines with the voltage time product of the strobe pulse to provide a net zero d.c. value waveform.
EP91914038A 1990-08-07 1991-07-26 Multiplex addressing of ferro-electric liquid crystal displays Expired - Lifetime EP0542804B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB909017316A GB9017316D0 (en) 1990-08-07 1990-08-07 Multiplex addressing of ferro-electric liquid crystal displays
GB9017316 1990-08-07
PCT/GB1991/001263 WO1992002925A1 (en) 1990-08-07 1991-07-26 Multiplex addressing of ferro-electric liquid crystal displays

Publications (2)

Publication Number Publication Date
EP0542804A1 true EP0542804A1 (en) 1993-05-26
EP0542804B1 EP0542804B1 (en) 1996-05-22

Family

ID=10680305

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91914038A Expired - Lifetime EP0542804B1 (en) 1990-08-07 1991-07-26 Multiplex addressing of ferro-electric liquid crystal displays

Country Status (9)

Country Link
EP (1) EP0542804B1 (en)
JP (1) JP3356430B2 (en)
KR (1) KR100231216B1 (en)
CN (1) CN1025454C (en)
CA (1) CA2088770C (en)
DE (1) DE69119771T2 (en)
GB (2) GB9017316D0 (en)
MY (1) MY108630A (en)
WO (1) WO1992002925A1 (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9302997D0 (en) * 1993-02-15 1993-03-31 Secr Defence Multiplex addressing of ferro-electric liquid crystal displays
JP2977410B2 (en) * 1993-04-26 1999-11-15 シャープ株式会社 Ferroelectric liquid crystal composition and device using the same
GB9309502D0 (en) * 1993-05-08 1993-06-23 Secr Defence Addressing ferroelectric liquid crystal displays
GB2301450B (en) * 1994-03-07 1998-01-14 Secr Defence Temperature compensation of ferro-electric liquid crystal displays
GB9404356D0 (en) * 1994-03-07 1994-04-20 Secr Defence Temperature compensation of ferroelectric liquid crystal displays
GB9407116D0 (en) * 1994-04-11 1994-06-01 Secr Defence Ferroelectric liquid crystal display with greyscale
US6115021A (en) 1994-07-04 2000-09-05 Sharp Kabushiki Kaisha Method and apparatus for driving a liquid crystal panel using a ferroelectric liquid crystal material having a negative dielectric anisotropy
GB2294797A (en) * 1994-11-01 1996-05-08 Sharp Kk Method of addressing a liquid crystal display
GB9510612D0 (en) * 1995-05-25 1995-07-19 Central Research Lab Ltd Improvements in or relating to the addressing of liquid crystal displays
GB2312542B (en) * 1995-12-21 2000-02-23 Secr Defence Multiplex addressing of ferroelectric liquid crystal displays
GB9526270D0 (en) * 1995-12-21 1996-02-21 Secr Defence Multiplex addressing of ferroelectric liquid crystal displays
GB2313225A (en) * 1996-05-17 1997-11-19 Sharp Kk Liquid crystal array device
GB2313224A (en) 1996-05-17 1997-11-19 Sharp Kk Ferroelectric liquid crystal device
GB9612958D0 (en) * 1996-06-20 1996-08-21 Sharp Kk Matrix array bistable device addressing
GB2337608B (en) 1998-05-16 2003-01-15 Sharp Kk Reduction of ionic memory effect in ferroelectric liquid crystal material
GB9904071D0 (en) * 1999-02-24 1999-04-14 Sharp Kk overnment Of The United Kingdom Of Great Britain And Northern Ireland The Matrix array bistable devices
KR100434250B1 (en) * 2002-02-16 2004-06-04 이정열 Granule form solidification method of cultured bacteria and culture fluid have the high solubility and viability
CN102622972B (en) * 2011-01-30 2013-09-04 苏州汉朗光电有限公司 Unidirectional pulse driving method of smectic state liquid crystal display
CN102682722B (en) * 2011-03-07 2013-10-02 苏州汉朗光电有限公司 Scanning drive method for smectic phase liquid crystal display
CN102681228B (en) * 2011-03-17 2014-08-20 苏州汉朗光电有限公司 Driving method for pixel-independent-control smectic-phase liquid crystal display screens

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2173336B (en) * 1985-04-03 1988-04-27 Stc Plc Addressing liquid crystal cells

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9202925A1 *

Also Published As

Publication number Publication date
JPH05509419A (en) 1993-12-22
CA2088770A1 (en) 1992-02-08
CA2088770C (en) 2002-11-12
GB2262831B (en) 1994-06-29
DE69119771T2 (en) 1996-11-14
DE69119771D1 (en) 1996-06-27
GB2262831A (en) 1993-06-30
GB9301627D0 (en) 1993-04-14
WO1992002925A1 (en) 1992-02-20
JP3356430B2 (en) 2002-12-16
KR930701803A (en) 1993-06-12
KR100231216B1 (en) 1999-11-15
CN1025454C (en) 1994-07-13
CN1058850A (en) 1992-02-19
MY108630A (en) 1996-10-31
GB9017316D0 (en) 1990-09-19
EP0542804B1 (en) 1996-05-22

Similar Documents

Publication Publication Date Title
EP0542804B1 (en) Multiplex addressing of ferro-electric liquid crystal displays
US5905482A (en) Ferroelectric liquid crystal displays with digital greyscale
JP2637811B2 (en) Multiple addressing liquid crystal display and multiple addressing method for liquid crystal display
US5011269A (en) Method of driving a ferroelectric liquid crystal matrix panel
Surguy et al. The “JOERS/Alvey” ferroelectric multiplexing scheme
JPH01134346A (en) Ferrodielectric liquid crystal display device, driving thereof and generation of drive waveform
EP0749625B1 (en) Temperature compensation of ferroelectric liquid crystal displays
US5724060A (en) Multiplex addressing of ferro-electric liquid crystal displays
US5963186A (en) Multiplex addressing of ferro-electric liquid crystal displays
EP0238287B1 (en) Ferro-electric liquid crystal electro-optical device
JPH11133382A (en) Method and device for addressing liquid crystal device and the liquid crystal device
KR100444006B1 (en) Ferroelectric liquid crystal display and multiplex addressing method
US5748166A (en) Addressing ferroelectric liquid crystal displays
JPH1054976A (en) Liquid crystal display device, circuit and method for driving it
SE513947C2 (en) Control method for ferroelectric liquid crystal display (FLCD), by simultaneous addressing of selection electrodes under control window with parallel selection pulse sequences
JP2000035563A (en) Ferroelectric liquid crystal device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19930201

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE

17Q First examination report despatched

Effective date: 19941028

RBV Designated contracting states (corrected)

Designated state(s): BE CH DE FR GB IT LI NL SE

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE CH DE FR GB IT LI NL SE

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: E. BLUM & CO. PATENTANWAELTE

ET Fr: translation filed
REF Corresponds to:

Ref document number: 69119771

Country of ref document: DE

Date of ref document: 19960627

ITF It: translation for a ep patent filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
BECA Be: change of holder's address

Free format text: 20011123 *QINETIQ LTD:85 BUCKINGHAM GATE, LONDON SW14 0LX

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20020617

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

NLS Nl: assignments of ep-patents

Owner name: QINETIQ LIMITED

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20030613

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20030710

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030727

EUG Se: european patent has lapsed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040731

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040731

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040731

BERE Be: lapsed

Owner name: *QINETIQ LTD

Effective date: 20040731

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050726

BERE Be: lapsed

Owner name: *QINETIQ LTD

Effective date: 20040731

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20070724

Year of fee payment: 17

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20090201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090201

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20100730

Year of fee payment: 20

Ref country code: GB

Payment date: 20100616

Year of fee payment: 20

Ref country code: FR

Payment date: 20100813

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69119771

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69119771

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20110725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20110725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20110727