EP0471148A2 - Dispositif pour déconnecter et/ou connecter des lignes de base à un ordinateur et circuit pour un système graphique multi-utilisateurs et multi-tâches - Google Patents

Dispositif pour déconnecter et/ou connecter des lignes de base à un ordinateur et circuit pour un système graphique multi-utilisateurs et multi-tâches Download PDF

Info

Publication number
EP0471148A2
EP0471148A2 EP91106492A EP91106492A EP0471148A2 EP 0471148 A2 EP0471148 A2 EP 0471148A2 EP 91106492 A EP91106492 A EP 91106492A EP 91106492 A EP91106492 A EP 91106492A EP 0471148 A2 EP0471148 A2 EP 0471148A2
Authority
EP
European Patent Office
Prior art keywords
bus
contacts
plug
bus lines
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP91106492A
Other languages
German (de)
English (en)
Other versions
EP0471148A3 (en
EP0471148B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Technosales Co Establishment
Original Assignee
Technosales Co Establishment
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Technosales Co Establishment filed Critical Technosales Co Establishment
Priority to US07/744,475 priority Critical patent/US5276817A/en
Publication of EP0471148A2 publication Critical patent/EP0471148A2/fr
Publication of EP0471148A3 publication Critical patent/EP0471148A3/de
Application granted granted Critical
Publication of EP0471148B1 publication Critical patent/EP0471148B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70—Coupling devices
    • H01R12/77—Coupling devices for flexible printed circuits, flat or ribbon cables or like structures
    • H01R12/79—Coupling devices for flexible printed circuits, flat or ribbon cables or like structures connecting to rigid printed circuits or like structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70—Coupling devices
    • H01R12/71—Coupling devices for rigid printing circuits or like structures
    • H01R12/72—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures
    • H01R12/721—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures cooperating directly with the edge of the rigid printed circuits

Definitions

  • the invention relates to an arrangement for separating and / or connecting the bus lines, in particular on the motherboard of a computer.
  • the invention further relates to an electronic circuit arrangement for the graphics-capable operation of personal computers of the so-called "industry standard” as a two- or multi-user system (multi-user operation) with simultaneous support of several programs per workstation (multitasking) under standard operating systems, such as. B. PC / DOS or MS / DOS (hereinafter referred to as DOS), Multiuser DOS Xenix and Unix.
  • IBM standard a two- or multi-user system
  • multi-user operation with simultaneous support of several programs per workstation (multitasking) under standard operating systems, such as. B. PC / DOS or MS / DOS (hereinafter referred to as DOS), Multiuser DOS Xenix and Unix.
  • the present invention has for its object to provide an arrangement for separating and / or connecting the bus lines, which can be carried out easily, quickly and without hardware changes to any plug-in cards and the motherboard.
  • the contacts of the printed circuit board can be in contact with any contacts of the plug strip for contacting, the rear side of the printed circuit board lying against the resilient contacts of the slot strip being insulated.
  • the contacts of the circuit board can also be connected to the resilient contacts of the slot strip, the rear side, which bears against the contacts of the plug strip, being insulated.
  • contacts of the printed circuit board can optionally be applied to the contacts of the plug-in connector and the terminal contacts of the slot connector, if this is necessary in terms of circuitry.
  • a further embodiment of the arrangement according to the invention is that the inserted end of the flat or ribbon cables, preferably flexible printed circuit boards, has contacts, a self-adhesive surface for connection to the plug-in card in the end region and / or above the contacts is provided.
  • the main advantage is achieved that by simply attaching the contacts of the flexible circuit board to the header of a plug-in card any separation and / or connection is quickly and safely achieved by the fact that the plug-in card of the plug-in card with the flexible PCB is connected, together with this can be inserted into the slot bar. Any connections and isolations of the individual contacts are possible, which are required for example by the software or another computer configuration.
  • the first keyboard remains at the standard keyboard input of the computer, and the second or more are / are connected to the new circuit arrangement via connectors.
  • the control, d. H. The division and management of the working memory, the time units of the processor and the alternate use of the PC peripherals is carried out by specially developed driver software that has to run before the second or further workstations are put into operation or to change the configuration.
  • plug-in jumpers, dip switches or digital selectors are arranged on the plug-in cards in the area of the bus lines for separating any number of conductors, such that a special circuit arrangement plugged into a bus slot strip on the motherboard via external cables and, if necessary, the plug-in connection can be supplied with signals by separating free conductor tracks of the additional plug-in cards.
  • a special bus expansion card which is connected to the computer via a connecting cable plugged into a slot bar of the computer and which has a special one for bus separation and / or connection Circuit arrangement contains such that either the supply of the signals (s-pc) from the PC bus directly or the signals (ss) from a special circuit arrangement arranged on the bus expansion card takes place in the connector strips for the additional cards.
  • a slot strip 2 is applied to the motherboard 1 of the PC, the contacts of which are soldered on the underside to the corresponding conductor tracks of the motherboard 1.
  • a plurality of slot strips are attached to the motherboard 1 in a computer.
  • the plug-in strip 3 of a plug-in card 4 for example in the form of a graphics adapter or the like, can be inserted into this slot strip.
  • the end 5 of a flexible printed circuit board 12 is on the plug connector 3, as can be seen from FIG. 2 attached by means of adhesive layer 6 on the connector strip 3 at the corresponding, desired location.
  • the corresponding conductive contacts 7 are connected to the contacts 8 of the connector strip, an insulating layer 9 being located on the rear side of the circuit board end 5, which isolates the contacts 8 and 7 from the bent clamping contacts 10 of the slot strip.
  • the contacts 7 consist of the ends of the lines 11 which are open on one side and which are located in the printed circuit board 12.
  • the lines lead to a plug 13 which can be connected to any units of the computer.
  • any contacts of the plug-in strips of one or more plug-in cards or adapters can thus be isolated from or connected to the curved, spring-loaded clamping contacts of the slot strips.
  • this includes the bus lines IOWR, IORD, MEMWR and MEMRD, LA-19 on the back of any graphics adapter.
  • circuit board end 5 can of course also be installed rotated by 180 degrees, so that a contact between the terminal contacts of the slot strip and insulation to the plug contacts of the adapter card is achieved. Finally, alternate arrangements of these connections or insulations are also possible if this is necessary in terms of circuitry.
  • FIG. 3 shows a basic block diagram of the circuit arrangement according to the invention.
  • FIG. 4 shows in principle the bus separation for the circuit arrangement according to FIG. 3.
  • Fig. 3 the circuit arrangement according to the invention is described using the example of a two-place system, an expansion to multi-user systems is possible.
  • the circuit arrangement essentially consists of three modules, namely the decoder 14, the keyboard controller 15 and the control signal selector 16. All three modules are connected to the system bus 17 of the motherboard via the slot bar contacts mentioned above.
  • the keyboard controller 15 is via the data and / or I / O bus lines 18, 19, the decoder 14 via the I / O bus lines 20 and the control signal selector 16 via the I / O and memory bus lines IOWR, IORD, MEMWR and MEMRD 21 connected to the motherboard.
  • the decoder is used for address decoding and has to send corresponding control signals to the selector 16 or to the keyboard control 15.
  • the keyboard controller 15 takes over the organization of the data transport between the second keyboard 22 and the system processor by z. B. serial information can be converted into parallel and vice versa.
  • the functions of the keyboard controller 15 and the control signal selector 16 are in principle independent, but are logically organized by means of extended operating system software and implemented by using the common decoder 14 in a coherent circuit arrangement.
  • the four contacts belonging to the bus lines IOWR, IORD, MEMWR and MEMRD are isolated by a previously described circuit board end 5 before they are installed in the slot strips of the computer, so that a circuit arrangement is produced as shown in FIG. 4 is shown.
  • the flexible circuit board end equipped with four conductors is adhesively attached, which leads to the four outputs of the control signal selector 16.
  • Both graphics adapters thus receive the information IOWR, IORD, MEMWR and MEMRD instead of the system bus 17 of the motherboard from the control signal selector 16 of the circuit arrangement according to the invention.
  • the main advantage is achieved that using a specially developed driver software together with two or more commercially available screen adapters, screens and keyboards with any and again changeable division of the working memory and the processor time, a graphics-capable multi-user operation is possible without changes to the motherboard and / or any graphics adapters.
  • FIG. 5 shows in principle a further possibility for separating and / or connecting the bus lines.
  • graphics adapter cards 4 can be inserted into slot strips 2 of the bus on the motherboard 1, which have bridges, digital sensors or dip switches 23 in the area of the bus conductor tracks between the plug contacts and the actual electronics. Any number of lines can thus be separated in the desired manner, in such a way that from a special circuit arrangement 24 inserted into a bus slot strip 2 of the motherboard 1 via external cables 25 and, if appropriate, plug connections, the conductor tracks of the additional plug-in cards which are free through the separation Signals are fed.
  • circuit principle is shown in Fig. 6 above for a conductor.
  • the absence of the bridge enables the signal line ss (signal circuit arrangement) from the additional circuit arrangement 24 to the electronics of the additional plug-in card 4.
  • the insertion of a bridge would the normal bus line s-pc (signal PC bus) from the plug-in strip 2 of the PC to the electronics of the additional plug-in card 4.
  • FIG. 6 shows the technical implementation for four conductor tracks by means of two four-pin plug strips 26 below. If bridges are plugged horizontally onto two adjacent pins, the normal bus line s-pc is produced from the slot strip 2 of the PC to the electronics of the additional plug-in card 4. On the other hand, a connector can be attached to the right vertical pin header, which uses the cable 25 to route the signals from the special circuit arrangement 24 to the electronics of the additional card.
  • FIG. 8 shows the principle of bus separation and / or connection with the aid of a bus expansion card 28, which is located outside the PC and receives the bus signals from the PC via a connecting cable 29, which is inserted into a free slot in a bus bar 2, from the PC.
  • a special circuit arrangement 30 on this card which is implemented according to the principle shown in FIGS. 6 and 7, enables the signals s-pc to be optionally fed into special plug-in strips 31 directly from the PC bus via the connecting cable 29 or the signals ss from one additional circuit arrangement 32, which is integrated in the circuit board of said bus expansion card 28.
  • the signals s-s from the additional circuit arrangement 32 thus come from conductor tracks integrated into the printed circuit board instead of via external cables, the circuit arrangement 32 corresponding approximately to the circuit arrangement 24 from FIG. 5.
  • the bus expansion card also has any number of plug strips 31 - shown in the present case for four plug strips - into which any additional cards 4 can be inserted.
  • FIG. 9 shows an overview plan for the multiusing principle of a PC using the example of a four-seat version.
  • the four graphics adapters 4 contain all the necessary bus cables directly from the PC bus 35, with the exception of the signals / SMEMW, / SMEMR, / IOW and / IOR (for 8-bit graphics adapters; XT-Bus) as well as LA19 (for 16-bit Graphic adapters; AT bus) or corresponding additional conductors for 32-bit graphic adapters (EISA bus).
  • These signals are separated by an additional circuit 36 and operating system software on the various graphics adapters 34 transmitted via special external cables or integrated conductor tracks 37.
  • the circuit arrangement 36 receives its signals directly from the PC bus lines 38.
  • FIG. 10 shows an extension of FIG. 3, a basic block diagram of the additional circuit arrangement 36 for four-place operation with 16-bit graphics adapters 34, with the bus lines / SMEMW and / SMEMR 39 and the LA19- in addition to the I / O bus lines 21. Line (40) come to the control signal selector 16.
  • FIG. 11 shows an expansion of the circuit arrangement according to FIG. 4 and contains the principle of bus separation for the bus lines / SMEMR, / SMEMR, / IOR, / IOW and LA19.
  • the additional circuit arrangement 36 is correspondingly connected, as shown above, to the graphics adapter 34, which in the example shown are designated # 1, # 2, # 3, # 4.
  • FIG. 12 shows an extension of the basic block diagram of FIG. 3, line LA-19 34 also having to be selected in the case of an AT bus.
  • FIG. 13 shows an extension of the basic block diagram of FIG. 4, the line LA-19 34 also having to be separated in the case of an AT bus.

Landscapes

  • Coupling Device And Connection With Printed Circuit (AREA)
  • Digital Computer Display Output (AREA)
  • Image Generation (AREA)
  • Multi Processors (AREA)
EP91106492A 1990-08-16 1991-04-23 Dispositif pour déconnecter et/ou connecter des lignes de base à un ordinateur et circuit pour un système graphique multi-utilisateurs et multi-tâches Expired - Lifetime EP0471148B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/744,475 US5276817A (en) 1990-08-16 1991-08-12 System for splitting and connecting computer bus lines

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4025954A DE4025954A1 (de) 1990-08-16 1990-08-16 Anordnung zum trennen und/oder verbinden der bus-leitungen innerhalb einer slotleiste und an der steckleiste bei einem computer und schaltungsanordnung fuer ein grafikfaehiges multiuser/multitasking-system
DE4025954 1990-08-16

Publications (3)

Publication Number Publication Date
EP0471148A2 true EP0471148A2 (fr) 1992-02-19
EP0471148A3 EP0471148A3 (en) 1993-06-02
EP0471148B1 EP0471148B1 (fr) 1996-07-10

Family

ID=6412356

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91106492A Expired - Lifetime EP0471148B1 (fr) 1990-08-16 1991-04-23 Dispositif pour déconnecter et/ou connecter des lignes de base à un ordinateur et circuit pour un système graphique multi-utilisateurs et multi-tâches

Country Status (3)

Country Link
EP (1) EP0471148B1 (fr)
AT (1) ATE140345T1 (fr)
DE (2) DE4025954A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3026760A1 (fr) * 2014-11-27 2016-06-01 odelo GmbH Connexion enfichable directe destinée à la mise en contact électrique de supports de pistes conductrices souples dans des feux de véhicules
CN110060624A (zh) * 2019-06-03 2019-07-26 东莞阿尔泰显示技术有限公司 一种led显示屏通用型hub板及选卡方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE9305115U1 (de) * 1993-03-31 1993-10-14 Kuke Kg Fritz Anordnung zum lösbaren Anschluß von Drähten an Leiterplatten

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2112449A1 (de) * 1970-03-12 1971-10-07 Honeywell Inf Systems Modulare Verkabelung
EP0070071A1 (fr) * 1981-07-10 1983-01-19 Koninklijke Philips Electronics N.V. Ensemble à plaque à circuit imprimé
JPS58125153A (ja) * 1982-01-20 1983-07-26 Fuji Electric Co Ltd スタツクｃｒｔモニタを使用した監視操作方式
EP0112050A2 (fr) * 1982-11-17 1984-06-27 Fujitsu Limited Système d'affichage
EP0112144A1 (fr) * 1982-12-10 1984-06-27 Molex Incorporated Connecteur électrique pour câble plat et flexible
JPS62151911A (ja) * 1985-12-25 1987-07-06 Mitsubishi Electric Corp デ−タ入力装置
JPS6315325A (ja) * 1986-07-07 1988-01-22 Toshiba Corp キ−ボ−ド接続制御方式
GB2225136A (en) * 1988-11-17 1990-05-23 Rupert Alexander Riley Keyboard selection

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3245521C2 (de) * 1982-12-09 1986-05-07 Preh, Elektrofeinmechanische Werke Jakob Preh Nachf. Gmbh & Co, 8740 Bad Neustadt Mehrpolige Randverbinderleiste
GB2225492A (en) * 1988-10-14 1990-05-30 Itt Ind Ltd Electrical connector for PCB
US4938702A (en) * 1989-09-22 1990-07-03 Key Tronic Corporation Connector clamp for attaching flat electrical conductor leads to printed wiring boards

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2112449A1 (de) * 1970-03-12 1971-10-07 Honeywell Inf Systems Modulare Verkabelung
EP0070071A1 (fr) * 1981-07-10 1983-01-19 Koninklijke Philips Electronics N.V. Ensemble à plaque à circuit imprimé
JPS58125153A (ja) * 1982-01-20 1983-07-26 Fuji Electric Co Ltd スタツクｃｒｔモニタを使用した監視操作方式
EP0112050A2 (fr) * 1982-11-17 1984-06-27 Fujitsu Limited Système d'affichage
EP0112144A1 (fr) * 1982-12-10 1984-06-27 Molex Incorporated Connecteur électrique pour câble plat et flexible
JPS62151911A (ja) * 1985-12-25 1987-07-06 Mitsubishi Electric Corp デ−タ入力装置
JPS6315325A (ja) * 1986-07-07 1988-01-22 Toshiba Corp キ−ボ−ド接続制御方式
GB2225136A (en) * 1988-11-17 1990-05-23 Rupert Alexander Riley Keyboard selection

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 11, no. 386 (P-647)17. Dezember 1987 & JP-A-62 151 911 ( MITSUBISHI ) 6. Juli 1987 *
PATENT ABSTRACTS OF JAPAN vol. 12, no. 220 (P-720)23. Juni 1988 & JP-A-63 015 325 ( TOSHIBA ) 22. Januar 1988 *
PATENT ABSTRACTS OF JAPAN vol. 15, no. 15 (P-1151)11. Januar 1991 & JP-A-22 57 320 ( SEIKO EPSON ) 18. Oktober 1990 *
PATENT ABSTRACTS OF JAPAN vol. 7, no. 238 (P-231)22. Oktober 1983 & JP-A-58 125 153 ( FUJI DENKI SEIZO KK ) 26. Juli 1983 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3026760A1 (fr) * 2014-11-27 2016-06-01 odelo GmbH Connexion enfichable directe destinée à la mise en contact électrique de supports de pistes conductrices souples dans des feux de véhicules
CN110060624A (zh) * 2019-06-03 2019-07-26 东莞阿尔泰显示技术有限公司 一种led显示屏通用型hub板及选卡方法

Also Published As

Publication number Publication date
EP0471148A3 (en) 1993-06-02
ATE140345T1 (de) 1996-07-15
EP0471148B1 (fr) 1996-07-10
DE4025954A1 (de) 1992-02-20
DE59107984D1 (de) 1996-08-14

Similar Documents

Publication Publication Date Title
DE3137388C2 (fr)
EP2068228B1 (fr) Système de traitement des données
DE2926412A1 (de) Vorrichtung zur elektrischen verbindung modularer hardware mit einer sammelleitung und einer endstelle
DE60110457T2 (de) Topologie für 66 mhz pci bus erweiterungskarten system
EP0221278B1 (fr) Support de circuits imprimés arrangés dans un rack
DE2717372C3 (de) Baugruppe aus einem Digitalschalter und elektronischen Bauelementen
DE4437316A1 (de) Dezentrale Ein/Ausgabebaugruppe für elektronische Steuerungen
DE6908176U (de) Vorrichtung zur herstellung von zwischenverbindungen
DE4239461A1 (de) Anordnung zur Übertragung von Daten über einen Bus
EP0471148B1 (fr) Dispositif pour déconnecter et/ou connecter des lignes de base à un ordinateur et circuit pour un système graphique multi-utilisateurs et multi-tâches
DE3236325A1 (de) Flachbaugruppe
EP0302351B1 (fr) Appareil électronique
EP0679051A2 (fr) Raccordement de moyens d'actionnement et d'affichage
DE4119584C2 (fr)
DE3303826C2 (fr)
DE19709556C1 (de) Elektrisches Gerät
DE3402095A1 (de) Einschub fuer steuer- und ueberwachungseinrichtungen
DE19707298A1 (de) Anordnung für ein modulares Baugruppensystem als Prozeßrechner Interface mit freier Busanpassung und Erweiterungsbus-Schnittstelle
EP1365478B1 (fr) Module aligné et module adaptateur
EP0263276A1 (fr) Dispositif de couplage de modules enfichables à systèmes de bus mécaniquement et électriquement non compatibles
DE2812362A1 (de) Befestigungseinrichtung fuer leiterplatten
DE2458158A1 (de) Stromzufuehrungsanordnung
DE8609483U1 (de) Leiterplatte mit Steckvorrichtung
DE4425726A1 (de) Elektronisches Gerät
WO1994011707A1 (fr) Circuit pour le traitement de signaux analogiques de courant et de tension

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI NL SE

17P Request for examination filed

Effective date: 19930716

17Q First examination report despatched

Effective date: 19940328

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19960710

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19960710

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19960710

Ref country code: DK

Effective date: 19960710

Ref country code: FR

Effective date: 19960710

Ref country code: GB

Effective date: 19960710

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 19960710

REF Corresponds to:

Ref document number: 140345

Country of ref document: AT

Date of ref document: 19960715

Kind code of ref document: T

REF Corresponds to:

Ref document number: 59107984

Country of ref document: DE

Date of ref document: 19960814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19961010

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
EN Fr: translation not filed
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 19960710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970430

Ref country code: BE

Effective date: 19970430

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970430

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980101