EP0422487A2 - Negative overvoltage protection circuit for insulated vertical PNP transistors - Google Patents
Negative overvoltage protection circuit for insulated vertical PNP transistors Download PDFInfo
- Publication number
- EP0422487A2 EP0422487A2 EP90118914A EP90118914A EP0422487A2 EP 0422487 A2 EP0422487 A2 EP 0422487A2 EP 90118914 A EP90118914 A EP 90118914A EP 90118914 A EP90118914 A EP 90118914A EP 0422487 A2 EP0422487 A2 EP 0422487A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- terminal
- transistor
- collector
- emitter
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
- H02H9/045—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere
- H02H9/047—Free-wheeling circuits
Definitions
- the present invention relates to a negative overvoltage protection circuit for insulated vertical PNP transistors.
- insulated vertical PNP transistors by virtue of their relative advantages with respect to lateral PNP transistors (i.e. higher gain, higher cutoff frequency, smaller bulk) are preferred over the latter in applications.
- a low-drop control circuit is quite often used with said insulated vertical transistors (low-drop configuration), as shown in figure 1.
- the PNP transistor indicated by Q P , has an emitter which defines the input terminal which receives the input voltage V IN , a collector which defines the output terminal on which the voltage V OUT is present and a base which is connected to the collector of an NPN transistor Q N the emitter whereof is connected to the ground and the base whereof is connected, by means of a current source I g , to the input terminal or to a reference voltage source.
- This circuital configuration is used for example in low-drop regulators, in driving devices which operate as switches for inductive loads, such as relays ("high side drivers”) or in controlled switches.
- the N+-type buried layer 4, the P-type collector region 5, the N-type base region 6 (formed by a further portion of the epitaxial layer and provided with an N+-type enhanced region 7 to provide the contact) and the P-type emitter region 8 are defined within said portion 2′.
- the figure also indicates the collector contact C, the base contact B and the emitter contact E, as well as (in broken lines) the parasite structures constituted by the substrate diode D s which is formed between the insulation 3 and the N+-type enhanced region 9 (on which the contact A is formed), by the Zener diode D z which is formed between the collector region 5 and the buried layer 4, as well as by the diode D which is formed between the buried layer 4 and the substrate 1, and is therefore anti-series connected to D z .
- the substrate diode D s starts to conduct as soon as the voltage on the collector C drops to approximately -0.7 V with respect to the voltage of the substrate (ground).
- the negative voltage which the output can withstand is related to the breakdown of the Zener diode plus the drop across the diode D (see figure 1).
- the aim of the present invention is to provide a negative overvoltage protection circuit for insulated vertical PNP transistors which is capable of effectively protecting the PNP transistor even at output voltages which are lower than those which can be obtained with known solutions.
- a particular object of the present invention is to provide a protection circuit of the indicated type in which any possible parasite elements do not compromise the operation of the circuit itself.
- Another object of the present invention is to provide a protection circuit of the indicated type which can be easily integrated and occupies a small amount of area.
- Not least object of the present invention is to provide a protection circuit which has great reliability and does not require, for its manufacture, devices or procedures which differ from those commonly used in the electronics industry.
- the invention consists of a circuit which senses the voltage of the collector of the PNP transistor and, when said voltage reaches a value which is lower than the ground, switches said transistor off, bringing it to V CEV , which is equal to BV CB0 minus the drop V CEsat (i.e. it activates a low-resistivity path between the emitter and the base thereof).
- V CEV which is equal to BV CB0 minus the drop V CEsat (i.e. it activates a low-resistivity path between the emitter and the base thereof).
- V CEV which is equal to BV CB0 minus the drop V CEsat
- said drop is very small (typically 100 mV for NPN transistors) and is in any case much smaller than BV CB0 (which, as mentioned in the example considered, is equal to 30 V), in practice the PNP transistor operates at BV CB0 .
- the range of the negative overvoltage is consequently maximally extended, in practice 2B to the breakdown voltage of the Zener diode associated with the PNP transistor, said voltage being dependent on the manufacturing process employed.
- the protection circuit according to the invention is applied to the known configuration which has already been illustrated in figure 1 and comprises the PNP-type transistor Q P the emitter whereof defines the input terminal which receives the input voltage V IN , the collector whereof defines the output terminal set to the output voltage V OUT and the base whereof is driven by the NPN-type transistor Q N powered by the current source I g which is in turn connected to the input terminal or to a reference voltage source.
- the protection circuit according to the invention has been generally indicated by the reference numeral 15 and substantially comprises an output voltage sensor, a voltage reference, a comparator connected in input to the voltage reference and to the sensor, a switch for the NPN transistor which is controlled by the comparator, and a low-impedance circuit which is also activated by the comparator.
- the output voltage sensor is provided by a resistor R4 which is connected with one terminal to the output so as to detect the output voltage V OUT and with the other terminal to an input of the comparator, which comprises herein a pair of transistors Q2, Q3 and a diode D1.
- the bases of the transistors Q2 and Q3 are coupled and define a second input of the comparator; the emitters are also coupled and are connected to the anode of the diode D1, the cathode whereof defines the first input of the comparator and is connected to the resistor R4, as already indicated.
- the collectors of Q2 and Q3 instead define the outputs of the comparator.
- the voltage reference is formed here by a pair of resistors R1, R2 which are connected in series between a current source I p (which is furthermore connected to the input terminal or to another reference voltage) and the ground.
- the intermediate point between these two resistors is connected to the base of an NPN-type transistor Q1, whereas the intermediate point between R2 and the current source is connected to the collector of Q1 and to the base of the transistors Q2 and Q3.
- the emitter of Q1 is connected to the ground.
- V BE is equal to 0.7 V
- the switch of the transistor Q N is formed here by the transistor Q5, which is of the PNP type, is diode-connected and has a first collector C1 and its base connected to the collector of Q3, its emitter connected to the input terminal and a second collector C2 connected to the base of a transistor Q6 of the NPN type, the emitter whereof is connected to the ground and the collector whereof is connected to the base of Q N .
- a resistor R3 is furthermore connected between the base of Q6 and the ground.
- the low-impedance circuit is finally formed by a transistor Q4 of the PNP type which is also diode-connected, has its emitter connected to the input terminal, a first collector C3 and the base connected to the collector of Q2 and a second collector C4 connected to the base of Q P .
- the operation of the circuit according to the invention is as follows: during nominal operation, with positive output voltage, and in any case until the output voltage V OUT (and therefore V C ) is higher than -0.35 V, the drop across the base-emitter junction of Q2 and across D1 is such as to keep Q2 and D1 in the off state and therefore the circuit 15 is switched off.
- the diode D1 since it is provided as a base-collector diode, withstands a voltage which is higher than BV EBO and is equal to approximately 0.7 V, and is therefore capable of preventing the breakdown of the base-emitter junctions of Q2 and Q3.
- the parasite elements associated with the components of the illustrated protection circuit have also been shown in broken lines.
- a parasite diode D p2 is associated with the resistor R4, whereas the parasite diode D p1 is associated with the diode D1.
- said parasite diodes do not compromise the operation of the protection device according to the invention.
- the latter is provided by a P-type region 22 which extends inside a portion 2 ⁇ of the epitaxial layer which is insulated from the rest by means of a P-type region 20 which extends in a ring around the portion 2 ⁇ .
- a buried layer 21 of the N+ type is provided below the region 22 which constitutes the resistor, whereas an N+-type biasing region 23 extends at one end of the region 22.
- the figure also illustrates the contacts on which the voltages V C and V OUT are present.
- the biasing region 23 and the substrate 1 (or the insulation ring 20) form the parasite diode D p2 .
- the parasite diode D p1 associated with the diode D1 is never activated.
- the P-type region 28 constitutes the anode of D1 (which is set to the voltage V D ).
- Figure 6 illustrates a variated embodiment of the circuit of figure 3, since the part which generates the voltage reference has been replaced with a generic source of the voltage V R , whereas the other parts of the circuit remain unchanged.
- the circuit according to the invention not only allows to maximally extend the range of the negative overvoltage on the output, as explained, but has a reliable operation, can be easily integrated and occupies a small area, since it is composed of transistors with a minimal area.
Abstract
Description
- The present invention relates to a negative overvoltage protection circuit for insulated vertical PNP transistors.
- As known, insulated vertical PNP transistors, by virtue of their relative advantages with respect to lateral PNP transistors (i.e. higher gain, higher cutoff frequency, smaller bulk) are preferred over the latter in applications. A low-drop control circuit is quite often used with said insulated vertical transistors (low-drop configuration), as shown in figure 1. As can be seen, the PNP transistor, indicated by QP, has an emitter which defines the input terminal which receives the input voltage VIN, a collector which defines the output terminal on which the voltage VOUT is present and a base which is connected to the collector of an NPN transistor QN the emitter whereof is connected to the ground and the base whereof is connected, by means of a current source Ig, to the input terminal or to a reference voltage source.
- This circuital configuration is used for example in low-drop regulators, in driving devices which operate as switches for inductive loads, such as relays ("high side drivers") or in controlled switches.
- In all these applications, the need often arises to be able to connect the output VOUT to the ground or to a more negative voltage of the substrate. However, this entails problems due to the physical execution of the insulated vertical PNP transistor. Said transistor is in fact executed in the manner illustrated in figure 2, wherein the reference numeral 1 indicates the P-type substrate which is connected to the ground, the
reference numeral 2 indicates the N-type epitaxial layer, thereference numeral 3 indicates the junction insulation ring which surrounds the portion of epitaxial layer, indicated by 2′, which internally accommodates the PNP transistor. In particular, the N⁺-type buriedlayer 4, the P-type collector region 5, the N-type base region 6 (formed by a further portion of the epitaxial layer and provided with an N⁺-type enhancedregion 7 to provide the contact) and the P-type emitter region 8 are defined within saidportion 2′. The figure also indicates the collector contact C, the base contact B and the emitter contact E, as well as (in broken lines) the parasite structures constituted by the substrate diode Ds which is formed between theinsulation 3 and the N⁺-type enhanced region 9 (on which the contact A is formed), by the Zener diode Dz which is formed between the collector region 5 and the buriedlayer 4, as well as by the diode D which is formed between the buriedlayer 4 and the substrate 1, and is therefore anti-series connected to Dz. - If the contact A (and therefore the ring formed by the
portion 2′ of the epitaxial layer) is short-circuited with the collector C, as normally occurs, the substrate diode Ds starts to conduct as soon as the voltage on the collector C drops to approximately -0.7 V with respect to the voltage of the substrate (ground). - In order to solve this problem, it is currently preferred to leave the
portion 2′ floating, i.e. with the terminal A not connected. In this condition, the negative voltage which the output can withstand is related to the breakdown of the Zener diode plus the drop across the diode D (see figure 1). - However, even this solution is not free from disadvantages, which are related to the maximum voltage which the vertical PNP transistor can withstand between the emitter and the collector. To clarify this problems consider for example an insulated vertical PNP transistor diffused with a process for which BVCEO = 20 V, BVCBO = 30 V and BVDz = 15 V. In this case, if the input voltage VIN = 10 V, the output voltage VOUT cannot drop below -10 V, otherwise the transistor QP breaks down for BVCE0. Keeping the PNP transistor on when its collector reaches a voltage which is lower than the ground can furthermore entail several problems.
- Given this situation, the aim of the present invention is to provide a negative overvoltage protection circuit for insulated vertical PNP transistors which is capable of effectively protecting the PNP transistor even at output voltages which are lower than those which can be obtained with known solutions.
- Within the scope of this aim, a particular object of the present invention is to provide a protection circuit of the indicated type in which any possible parasite elements do not compromise the operation of the circuit itself.
- Another object of the present invention is to provide a protection circuit of the indicated type which can be easily integrated and occupies a small amount of area.
- Not least object of the present invention is to provide a protection circuit which has great reliability and does not require, for its manufacture, devices or procedures which differ from those commonly used in the electronics industry.
- This aim, the objects mentioned and others which will become apparent hereinafter are achieved by a negative overvoltage protection circuit for insulated vertical PNP transistors, as defined in the accompanying claims.
- Substantially, the invention consists of a circuit which senses the voltage of the collector of the PNP transistor and, when said voltage reaches a value which is lower than the ground, switches said transistor off, bringing it to VCEV, which is equal to BVCB0 minus the drop VCEsat (i.e. it activates a low-resistivity path between the emitter and the base thereof). This configuration corresponds to the insertion of a constant-voltage source which, in a preferred embodiment, has a value which is equal to the collector-emitter drop of a transistor in saturation (on the subject, see P. Antognetti, "Power Integrated Circuits", McGraw Hill 1986, pages 2.16 and 2.17, figures 2-13, with R = 0). Since in the present case said drop is very small (typically 100 mV for NPN transistors) and is in any case much smaller than BVCB0 (which, as mentioned in the example considered, is equal to 30 V), in practice the PNP transistor operates at BVCB0. The range of the negative overvoltage is consequently maximally extended, in practice 2B to the breakdown voltage of the Zener diode associated with the PNP transistor, said voltage being dependent on the manufacturing process employed.
- With this solution, and considering an insulated vertical PNP transistor which has the above indicated values, when the input voltage is 10 V the output can reach -15 V, instead of -10 V, i.e. in practice till the process limit of the Zener diode Dz.
- The characteristics and advantages of the invention will become apparent from the description of a preferred embodiment, illustrated only by way of non-limitative example in the accompanying drawings, wherein:
- figure 1 is an equivalent circuit diagram of the currently used configuration, which comprises a known insulated vertical PNP transistor;
- figure 2 is a transverse sectional view taken across a silicon chip which integrates a known insulated vertical PNP transistor;
- figure 3 is a view of the protection circuit according to the invention;
- figures 4 and 5 are views of the physical execution of two components of the circuit of figure 3; and
- figure 5 is a view of a variated embodiment of the circuit of figure 3.
- With reference to figure 3, the protection circuit according to the invention is applied to the known configuration which has already been illustrated in figure 1 and comprises the PNP-type transistor QP the emitter whereof defines the input terminal which receives the input voltage VIN, the collector whereof defines the output terminal set to the output voltage VOUT and the base whereof is driven by the NPN-type transistor QN powered by the current source Ig which is in turn connected to the input terminal or to a reference voltage source. The protection circuit according to the invention has been generally indicated by the
reference numeral 15 and substantially comprises an output voltage sensor, a voltage reference, a comparator connected in input to the voltage reference and to the sensor, a switch for the NPN transistor which is controlled by the comparator, and a low-impedance circuit which is also activated by the comparator. - In detail, the output voltage sensor is provided by a resistor R₄ which is connected with one terminal to the output so as to detect the output voltage VOUT and with the other terminal to an input of the comparator, which comprises herein a pair of transistors Q₂, Q₃ and a diode D₁. The bases of the transistors Q₂ and Q₃ are coupled and define a second input of the comparator; the emitters are also coupled and are connected to the anode of the diode D₁, the cathode whereof defines the first input of the comparator and is connected to the resistor R₄, as already indicated. The collectors of Q₂ and Q₃ instead define the outputs of the comparator. The voltage reference is formed here by a pair of resistors R₁, R₂ which are connected in series between a current source Ip (which is furthermore connected to the input terminal or to another reference voltage) and the ground. The intermediate point between these two resistors is connected to the base of an NPN-type transistor Q₁, whereas the intermediate point between R₂ and the current source is connected to the collector of Q₁ and to the base of the transistors Q₂ and Q₃. In turn, the emitter of Q₁ is connected to the ground. R₁ and R₂ have a preset mutual ratio (in the illustrated example, R₂ = R₁/2), so as to constitute a multiplier of the voltage applied to R₁ (Vbe). In practice, assuming that VBE is equal to 0.7 V, a voltage VB equal to 1.5·Vbe = 1.05 V is present on the bases of Q₂ and Q₃.
- The switch of the transistor QN is formed here by the transistor Q₅, which is of the PNP type, is diode-connected and has a first collector C₁ and its base connected to the collector of Q₃, its emitter connected to the input terminal and a second collector C₂ connected to the base of a transistor Q₆ of the NPN type, the emitter whereof is connected to the ground and the collector whereof is connected to the base of QN. A resistor R₃ is furthermore connected between the base of Q6 and the ground. The low-impedance circuit is finally formed by a transistor Q₄ of the PNP type which is also diode-connected, has its emitter connected to the input terminal, a first collector C₃ and the base connected to the collector of Q₂ and a second collector C₄ connected to the base of QP.
- The operation of the circuit according to the invention is as follows: during nominal operation, with positive output voltage, and in any case until the output voltage VOUT (and therefore VC) is higher than -0.35 V, the drop across the base-emitter junction of Q2 and across D₁ is such as to keep Q₂ and D₁ in the off state and therefore the
circuit 15 is switched off. During this step, the diode D₁, since it is provided as a base-collector diode, withstands a voltage which is higher than BVEBO and is equal to approximately 0.7 V, and is therefore capable of preventing the breakdown of the base-emitter junctions of Q₂ and Q₃. - When the output voltage VOUT drops below -0.35 V (i.e. VB - Vbe,Q2 - VD1), Q₂ and Q₃ start to conduct, and so do Q₄ and Q₅. Q₅ delivers current to Q₆, which thus switches off the driving transistor QN, whereas Q₄, by saturating, creates a low-resistivity path between the emitter and the base of QP, sending it to BVCB0 - VCEsat.
- QN, too, due to the low-resistivity path constituted by Q₆, furthermore practically reaches BVCB0 (except for the saturation emitter-collector drop of Q₅).
- The current which flows across Q₂ and Q₃ is controlled and is equal to:
I = 1/2 (VC - VOUT)/R₄ = 1/2 (-0.35 V - VOUT) / R₄. - In the circuit diagram of figure 3, the parasite elements associated with the components of the illustrated protection circuit have also been shown in broken lines. In particular, a parasite diode Dp2 is associated with the resistor R₄, whereas the parasite diode Dp1 is associated with the diode D₁. However, said parasite diodes do not compromise the operation of the protection device according to the invention. In fact (see figure 4, which illustrates a transverse sectional view of the portion of the silicon chip in which the resistor R₄ is executed) the latter is provided by a P-
type region 22 which extends inside aportion 2˝ of the epitaxial layer which is insulated from the rest by means of a P-type region 20 which extends in a ring around theportion 2˝. A buriedlayer 21 of the N⁺ type is provided below theregion 22 which constitutes the resistor, whereas an N⁺-type biasing region 23 extends at one end of theregion 22. The figure also illustrates the contacts on which the voltages VC and VOUT are present. As shown in broken lines in figure 4, thebiasing region 23 and the substrate 1 (or the insulation ring 20) form the parasite diode Dp2. However, said diode can never start conducting, since VC = -0.35 V (in general, it is sufficient that VC > -0.7 V). - Similarly, the parasite diode Dp1 associated with the diode D₁ is never activated. In fact (see figure 5, which illustrates a transverse sectional view of the portion of the silicon chip in which the diode D₁ is provided and includes the substrate 1 and the
portion 2‴ of epitaxial layer which is surrounded by the P-type insulation layer 25) the cathode of the diode, which is constituted by theregions type region 28 constitutes the anode of D₁ (which is set to the voltage VD). - Figure 6 illustrates a variated embodiment of the circuit of figure 3, since the part which generates the voltage reference has been replaced with a generic source of the voltage VR, whereas the other parts of the circuit remain unchanged. With this solution it is possible to switch the transistor QP off at any collector voltage VOUT (as long as it is higher than -0.35 V) by appropriately choosing the value of the voltage VR. In fact, as soon as the following condition occurs:
VOUT < VR - 2Vbe
theprotection circuit 15′ intervenes, switching the transistor QP off and sending it in practice to BVCB0, similarly to what is described for figure 3. - The circuit according to the invention not only allows to maximally extend the range of the negative overvoltage on the output, as explained, but has a reliable operation, can be easily integrated and occupies a small area, since it is composed of transistors with a minimal area.
- The invention thus conceived is susceptible to numerous modifications and variations, all of which are within the scope of the inventive concept.
- All the details may furthermore be replaced with other technically equivalent ones.
- Where technical features mentioned in any claim are followed by reference signs, those reference signs have been i0 included for the sole purpose of increasing the intelligibility of the claims and accordingly such reference signs do not have any limiting effect on the scope of each element identified by way of example by such reference signs.
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT2196589 | 1989-10-09 | ||
IT02196589A IT1236533B (en) | 1989-10-09 | 1989-10-09 | NEGATIVE OVERVOLTAGE PROTECTION CIRCUIT FOR INSULATED VERTICAL PNP TRANSISTORS. |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0422487A2 true EP0422487A2 (en) | 1991-04-17 |
EP0422487A3 EP0422487A3 (en) | 1991-08-28 |
EP0422487B1 EP0422487B1 (en) | 1995-08-09 |
Family
ID=11189491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP90118914A Expired - Lifetime EP0422487B1 (en) | 1989-10-09 | 1990-10-04 | Negative overvoltage protection circuit for insulated vertical PNP transistors |
Country Status (4)
Country | Link |
---|---|
US (1) | US5119263A (en) |
EP (1) | EP0422487B1 (en) |
DE (1) | DE69021481T2 (en) |
IT (1) | IT1236533B (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03222516A (en) * | 1990-01-29 | 1991-10-01 | Fujitsu Ltd | Semiconductor device |
US5717557A (en) * | 1992-08-20 | 1998-02-10 | Texas Instruments Incorporated | Low side line driver |
EP0606160A1 (en) * | 1993-01-08 | 1994-07-13 | National Semiconductor Corporation | Protection circuit used for deactivating a transistor during a short circuit having an inductive component |
US5548205A (en) * | 1993-11-24 | 1996-08-20 | National Semiconductor Corporation | Method and circuit for control of saturation current in voltage regulators |
US5610079A (en) * | 1995-06-19 | 1997-03-11 | Reliance Electric Industrial Company | Self-biased moat for parasitic current suppression in integrated circuits |
JP3910919B2 (en) | 2003-02-03 | 2007-04-25 | 株式会社東芝 | Semiconductor integrated circuit device |
PL372686A1 (en) * | 2005-02-09 | 2006-08-21 | Piotr Grabowski | Recoil mechanism for the fire arms |
US7717333B2 (en) * | 2006-02-15 | 2010-05-18 | Kane Larry J | Method and means for registering a debit card |
US20080116258A1 (en) * | 2006-10-25 | 2008-05-22 | Kane Larry J | Multi-purpose payment card and method of using same |
JP5035553B2 (en) * | 2007-03-20 | 2012-09-26 | 信越化学工業株式会社 | Magnetic circuit for voice coil motor and voice coil motor |
DE102008027998B3 (en) * | 2008-06-12 | 2009-05-20 | Infineon Technologies Austria Ag | High-side switch arrangement i.e. pseudo-PNP-Darlington stage, has diagnosis transistor with collector connected with output connection of arrangement and saturation collector for detecting saturation current of diagnosis transistor |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0084245A1 (en) * | 1981-12-22 | 1983-07-27 | Hughes Aircraft Company | Overcurrent limiter circuit for switching regulator power supplies |
EP0115002A2 (en) * | 1982-12-27 | 1984-08-08 | Motorola, Inc. | Voltage transient protection circuit |
US4771357A (en) * | 1986-07-23 | 1988-09-13 | Motorola, Inc. | Power driver having short circuit protection |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3173078A (en) * | 1960-12-01 | 1965-03-09 | Hughes Aircraft Co | Overload protective power supply |
US4254372A (en) * | 1979-02-21 | 1981-03-03 | General Motors Corporation | Series pass voltage regulator with overcurrent protection |
NL8601718A (en) * | 1986-07-02 | 1988-02-01 | Philips Nv | TRANSISTOR SWITCH. |
-
1989
- 1989-10-09 IT IT02196589A patent/IT1236533B/en active IP Right Grant
-
1990
- 1990-10-04 EP EP90118914A patent/EP0422487B1/en not_active Expired - Lifetime
- 1990-10-04 DE DE69021481T patent/DE69021481T2/en not_active Expired - Fee Related
- 1990-10-05 US US07/593,427 patent/US5119263A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0084245A1 (en) * | 1981-12-22 | 1983-07-27 | Hughes Aircraft Company | Overcurrent limiter circuit for switching regulator power supplies |
EP0115002A2 (en) * | 1982-12-27 | 1984-08-08 | Motorola, Inc. | Voltage transient protection circuit |
US4771357A (en) * | 1986-07-23 | 1988-09-13 | Motorola, Inc. | Power driver having short circuit protection |
Non-Patent Citations (1)
Title |
---|
Electronics & Wireless World vol. 94, no. 1630, August 1988, Sutton, Surrey, Great Britain pages 782 - 784; Cain et al.: "Intelligent power devices" * |
Also Published As
Publication number | Publication date |
---|---|
IT8921965A0 (en) | 1989-10-09 |
EP0422487A3 (en) | 1991-08-28 |
IT1236533B (en) | 1993-03-11 |
IT8921965A1 (en) | 1991-04-09 |
US5119263A (en) | 1992-06-02 |
EP0422487B1 (en) | 1995-08-09 |
DE69021481D1 (en) | 1995-09-14 |
DE69021481T2 (en) | 1996-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5028811A (en) | Circuit for controlling a power MOS transistor on an inductive load | |
EP0422487B1 (en) | Negative overvoltage protection circuit for insulated vertical PNP transistors | |
US4385243A (en) | Automatic reset circuit | |
EP0032046A2 (en) | Circuitry for protecting a semiconductor device against static electricity | |
GB753014A (en) | Semiconductor electric signal translating devices | |
US4287436A (en) | Electrical circuit for driving an inductive load | |
US4659979A (en) | High voltage current source circuit and method | |
US4616144A (en) | High withstand voltage Darlington transistor circuit | |
US4723191A (en) | Electronic voltage regulator for use in vehicles with protection against transient overvoltages | |
US4705322A (en) | Protection of inductive load switching transistors from inductive surge created overvoltage conditions | |
EP0449093B1 (en) | Circuital arrangement for preventing latch-up phenomena in vertical PNP transistors with insulated collector | |
JPH0121703B2 (en) | ||
US4376900A (en) | High speed, non-saturating, bipolar transistor logic circuit | |
KR0141600B1 (en) | Integrated semiconductor device | |
CA1179406A (en) | Protection circuit for integrated circuit devices | |
EP0147898A2 (en) | Low-impedance voltage limiting circuit | |
US4224654A (en) | Relay driver circuit | |
CA1064107A (en) | Four-layered semiconductor switch | |
EP0287525A2 (en) | Transitory current recirculation through a power switching transistor driving an inductive load | |
EP0098155B1 (en) | Schmitt trigger circuit | |
US4085432A (en) | Voltage limiter circuit | |
US4096400A (en) | Inductive load driving amplifier | |
US4558286A (en) | Symmetrical diode clamp | |
US4774620A (en) | Logic circuit | |
US5182470A (en) | Negative overvoltage protection circuit, in particular for output stages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB SE |
|
RHK1 | Main classification (correction) |
Ipc: H03K 17/08 |
|
17P | Request for examination filed |
Effective date: 19911029 |
|
17Q | First examination report despatched |
Effective date: 19941208 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB SE |
|
REF | Corresponds to: |
Ref document number: 69021481 Country of ref document: DE Date of ref document: 19950914 |
|
ET | Fr: translation filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Effective date: 19951109 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: FR Ref legal event code: D6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20000925 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20001004 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20001010 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20011004 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20011004 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020702 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |