EP0419184B1 - Verfahren und Einrichtung zum Steuern eines Anzeigegeräts - Google Patents

Verfahren und Einrichtung zum Steuern eines Anzeigegeräts Download PDF

Info

Publication number
EP0419184B1
EP0419184B1 EP19900310156 EP90310156A EP0419184B1 EP 0419184 B1 EP0419184 B1 EP 0419184B1 EP 19900310156 EP19900310156 EP 19900310156 EP 90310156 A EP90310156 A EP 90310156A EP 0419184 B1 EP0419184 B1 EP 0419184B1
Authority
EP
European Patent Office
Prior art keywords
display
data
frame
modulation signals
modulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19900310156
Other languages
English (en)
French (fr)
Other versions
EP0419184A3 (en
EP0419184A2 (de
Inventor
Hisashi Yamaguchi
Atsushi Sakamoto
Kazuo Shoji
Kioichi Yamamoto
Toshihiro Ohba
Hisashi Uede
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Publication of EP0419184A2 publication Critical patent/EP0419184A2/de
Publication of EP0419184A3 publication Critical patent/EP0419184A3/en
Application granted granted Critical
Publication of EP0419184B1 publication Critical patent/EP0419184B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels

Definitions

  • the present invention generally relates to a display device and more particularly, to a method of driving a display device, for example, a capacitive flat matrix display panel (referred to as a thin film EL display device hereinafter), etc.
  • a capacitive flat matrix display panel referred to as a thin film EL display device hereinafter
  • Fig. 8 is a block diagram showing overall construction of a conventional thin film EL display device, which generally includes a display panel 1, a data side switching circuit 2, a scanning side switching circuit 5, a drive circuit 8, and a drive logic circuit 11 coupled to each other as illustrated.
  • the display panel 1 is composed of a thin film EL element.
  • this thin film EL element is, for example, of a double insulated type thin film EL element, it includes belt-like transparent electrodes arranged in a parallel relation on a glass substrate, a dielectric substance applied thereover, an EL layer further applied thereover, and another dielectric substance further applied thereon to provide a three-layered structure, and belt-like back electrodes further applied thereover so as to extend parallely in a direction intersecting at right angles with said transparent electrodes referred to above.
  • the transparent electrodes of the thin film EL element are set to be the data side electrodes x1 to x8, while the back electrodes of said thin film EL element are adapted to be the scanning side electrodes y1 to y4.
  • the data side switching circuit 2 is intended to apply OV or V M as a modulation voltage individually to the respective data side electrodes x1 to x8, and includes a group of data side output ports 3 individually connected to the respective data side electrodes x1 to x8, and a logic circuit 4 which receives display data corresponding to the respective data side electrodes x1 to x8 so as to turn on or off the data side output ports 3 according to said display data.
  • the drive circuit 8 is arranged to generate a high voltage for driving the display panel 1 from a predetermined constant reference voltage V D , and is provided with a modulation drive circuit 9 for supplying modulation voltage Vm to the data side output ports 3, and a write drive circuit 10 for supplying write voltages Vw1 and -Vw2 to the scanning side output ports 6.
  • the drive logic circuit 11 is a circuit for generating various timing signals necessary for driving the display panel 1, based on input signals such as a display data signal D, a data transfer clock CK, a horizontal synchronizing signal H, and a vertical synchronizing signal V, etc.
  • the fundamental driving for the display of the thin film EL display device as described above is effected by applying OV or V M to the data side electrodes x1 to x8 as modulation voltages corresponding to the display data which determine light emission or non-light emission, with a section extending over first and second two frames being set as one period, and also, by applying the write voltage Vw1 to the scanning side electrodes y1 to y4 at the first frame, and the write voltage -Vw2 thereto at the second frame by line sequence.
  • a superposing effect or offset effect of the write voltage Vw1 or -Vw2 and the modulation voltage OV or V M is produced at the portions of picture elements where the data side electrodes x1 to x8 and the scanning side electrodes y1 to y4 intersect each other, and a voltage Vw1 higher than a light emitting threshold voltage Vth or a voltage Vw2 lower than the light emitting threshold voltage Vth is applied to each picture element as an effective voltage, whereby the respective picture elements are brought into the light emitting state or non-light emitting state to provide the predetermined display.
  • the thin film EL display device as a driving method for varying brightness of the respective picture elements in a plurality of stages, i.e. for effecting gradation display, there have been known an amplitude control system for controlling amplitude of the modulation voltage V M to be impressed to the data side electrodes x1 to x8, a pulse width modulation system for varying pulse width of the modulation voltage V M , and a frequency modulation system for thinning out the display data of either the first frame or second frame.
  • an amplitude control system for controlling amplitude of the modulation voltage V M to be impressed to the data side electrodes x1 to x8, a pulse width modulation system for varying pulse width of the modulation voltage V M , and a frequency modulation system for thinning out the display data of either the first frame or second frame.
  • the gradation display is to be effected by the driving method of the known frequency modulation system as referred to above, there has also been such a disadvantage that, in the case where the display data is cut in the first frame or in the second frame, the effective voltages to be applied to the picture element is the same in the one period consisting of the first frame and second frame, and after all, the gradations which can be displayed are limited only to three gradations for light emission, non-light emission and intermediate tone, with limitation to the increase in the number of stages for the gradations.
  • GB 2 186 730 discloses a method of driving a display panel which reduces power consumption.
  • the method includes changing drive voltages in steps of half the full driving voltage (1 ⁇ 2 V M ).
  • the modulation voltage applied in each frame is of the same amplitude (V M ).
  • GB 2 164 190 discloses a complex circuit for driving an LCD television display from a video signal. Different gradation levels are achieved by pulse width modulating the LCD drive signals in accordance with derived gradation data.
  • EP 0 260 146 and EP 0 254 805 disclose methods of driving a display using "thinned out” data. Gradation of the display element is achieved by frequency modulating the display element in accordance with the "thinned out” data. Such frequency modulation may result in undesirable flicker, especially at low gradation levels.
  • an object of the present invention is to provide a driving method of a display device, which is so arranged that the number of stages for gradation display may be increased through a simple circuit construction.
  • Another object of the present invention is to provide a driving method of a driving device of the above described type, which may be readily effected by the driving device with simply construction.
  • a method of driving a display device having a plurality of scanning electrodes and a plurality of data electrodes extending transverse to the scanning electrodes, and a plurality of image display elements disposed in an array corresponding to the intersections of said scanning and data electrodes, said method comprising the steps of thinning out display data, applying modulation signals corresponding to said thinned display data to said data electrodes to vary display element brightness between a plurality of brightness levels, and sequentially applying writing signals to said scanning electrodes to drive selected display elements, characterised by providing a plurality of driving values for the amplitude of the modulation signals, and applying modulation signals of different driving values in each frame.
  • apparatus for driving a matrix display device having a plurality of scanning electrodes, a plurality of data electrodes extending transverse to the scanning electrodes, and a plurality of image display elements disposed in an array corresponding to the intersections of said scanning and data electrodes
  • said apparatus comprising means for applying modulation signals representing display data to said data electrodes to vary display element brightness between plurality of brightness levels, means for applying writing signals sequentially to said scanning electrodes, said writing and modulation signals causing said image display elements to display a required image, and control means for controlling the amplitude of modulation signals output by said means for applying modulation signals in each frame so as to vary display element brightness, characterised in that said control means is operable to provide a plurality of driving values for said amplitude of the modulation signals and to apply modulation signals of different driving values in each frame.
  • Fig. 1 a block diagram showing general construction of a thin film EL display device E to which a driving method according to one preferred embodiment of the present invention may be applied.
  • the thin film EL display device E has the construction generally similar to the thin film EL display device as described earlier with reference to Fig. 8 for the conventional driving method, and includes a display panel 21, a data side switching circuit 22, a scanning side switching circuit 25, a drive circuit 28, and a drive logic circuit 31 as described hereinafter.
  • the display panel 21 is composed of a double insulated type thin film EL element, and includes belt-like transparent electrodes arranged in a parallel relation on a glass substrate, a dielectric substance applied thereover, an EL layer further applied thereover, and another dielectric substance further applied thereon to form a three-layered structure, and belt-like back electrodes further applied thereover so as to extend parallely in a direction intersecting at right angles with said transparent electrodes.
  • the transparent electrodes of the thin film EL element are set to be the data side electrodes x1 to x8, while the back electrodes of said thin film EL element are adapted to be the scanning side electrodes y1 to y4.
  • the data side switching circuit 22 is a circuit intended to apply OV, 1/2V M or V M as a modulation voltage individually to the respective data side electrodes x1 to x8, and includes a group of data side output ports 23 individually connected to the respective data side electrodes x1 to x8, and a logic circuit 24 which receives display data D corresponding to the respective data side electrodes x1 to x8 so as to turn on or off the data side output ports 23 according to said display data D.
  • Modulation voltages which drive the image display elements are referred to as “driving voltages" (e.g: 1 ⁇ 2V M or V M , but not OV).
  • the drive circuit 28 is arranged to generate a high voltage for driving the display panel 21 from a predetermined constant reference voltage V D , and is provided with a modulation drive circuit 29 for supplying a modulation voltage 1/2V M and V M to the data side output ports 23, and a write drive circuit 30 for supplying write voltages Vw1 and -Vw2 to the scanning side output port 26.
  • the drive logic circuit 31 is a circuit for generating various timing signals necessary for driving the display panel 21, based on input signals such as display data signals [D1,DO] of 2 bits, a data transfer clock CK, a horizontal synchronizing signal H, and a vertical synchronizing signal V, etc., and includes therein a data processing circuit 32 for processing the above described 2 bit display data signals [D1, DO].
  • These 2 bit display data signals [D1,DO] are arranged to correspond so as to designate brightness levels in four gradations as shown in Table 1 below.
  • FIG. 2 there is shown circuit construction of the data signal processing circuit 32 referred to above, which includes an AND gate 12 having as two inputs, the lower order bit signal DO of the display data signals [D1, DO] and a frame inversion signal PNF, another AND gate 13 having as two inputs, the higher order bit signal D1 of the display data signal [D1,DO] and signal in which the frame inversion signal PNF is inverted by an invertor 14, and an OR gate 15 connected to outputs of said AND gates 12 and 13 as two inputs, with the output of said OR gate 15 being applied, as the display data D, to the logic circuit 24 of the data side switching circuit 22 of Fig. 1.
  • one period for driving is set to be closed by the first frame and second frame, and the above frame inversion signal PNF is applied as the signal which assumes a high level (referred to as H level hereinafter) in the first frame, and a low level (referred to as L level hereinafter) in the second frame.
  • H level high level
  • L level low level
  • a signal MVD for on/off control of said transistor is applied, while, to the gate of the other transistor 18, a signal MVU for on/off control thereof is applied through an AND gate 20, with a PNF signal being applied to the AND gate 20 as the other input thereof.
  • the signals MVD and MVU are each pulses having one scanning period as a cycle.
  • Fig. 4 is a timing chart showing driving of any desired picture elements for the thin film EL display device of Fig. 1, in which Fig. 4-(1) shows the waveform diagram of writing voltage to be applied to the scanning side electrodes, Fig. 4-(2) represents the waveform diagram of modulation voltage to be applied to the data side electrodes, Fig. 4-(3) indicates the waveform diagram of effective voltage of the display of brightness levels at 0 and 3, Fig. 4-(4) denotes the waveform diagram of effective voltage during driving of the display of brightness level 2 (i.e. higher side brightness of the intermediate tone), and Fig. 4-(5) shows the waveform diagram of effective voltage during driving of the display of brightness level 1 (i.e. lower side brightness of the intermediate tone).
  • Fig. 5 is a timing chart representing driving of the modulation driving circuit 29 referred to earlier, in which Fig. 5-(1) shows the waveform diagram for the MVD signal, Fig. 5-(2) denotes the waveform diagram for the PNF signal, Fig. 5-(3) represents the waveform diagram for the MVU signal, Fig. 5-(4) indicates the waveform diagram of the output signal of the AND gate 20, and Fig. 5-(5) shows the waveform diagram of the modulation voltage to be outputted from the modulation drive circuit 29 respectively.
  • OV or V M is applied as the modulation voltage in the first frame, while OV or 1/2.V m is impressed in the second frame.
  • the modulation voltage V M in the first frame, and the modulation voltage 1/2V M in the second frame are supplied from the modulation drive circuit 29 in the manner as described hereinafter.
  • the 2 bit display data signal [D1,DO] to be inputted is converted into the 1 bit display data D in the manner as described hereinbelow.
  • the display data signals [Dl,DO] are of [H,L] equivalent to the brightness level 1 (lower side brightness in the intermediate tone)
  • the output of the AND gate 12 becomes “Low” level both in the first frame and the second frame
  • the output of the AND gate 13 becomes “High” level only in the second frame
  • the display data D becomes "Low” level in the first frame, and "high” level in the second frame as shown in Table 1.
  • the display data signals [D1,DO] are of [L,H] corresponding to the brightness level 2 (i.e.
  • the output of the AND gate 12 becomes “High” level only in the first frame, while output of the AND gate 13 becomes “Low” level both in the first frame and second frame, and accordingly, the display data D becomes "High” level in the first frame, and "Low” level in the second frame as shown in Table 1.
  • the display data signals [D1,DO] are of [H,H] equivalent to the brightness level 3 (total light emission)
  • the output of the AND gate 12 becomes “High” level only in the first frame
  • the output of the AND gate 13 becomes “High” level only in the second frame
  • the display data D becomes "High” level both in the first and second frames as shown in Table 1.
  • on/off state of the group of data side output ports 23 is controlled according to the display data D. More specifically, in the first frame, when the display data D is of "High” level, OV is selected as the modulation voltage to be applied to the data side electrodes x1 to x8 (shown in the solid line in Fig. 4-(2)), and when the display data D is of "Low” level, V M is selected as the modulation voltage (shown in the dotted line in Fig. 4-(2)).
  • the modulation voltage corresponding to the case where the display data D shown in the dotted line in Fig. 4-(2) is of "Low” level is a modulation voltage which acts to offset the writing voltages Vw1 and -Vw2 shown in Fig. 4-(1), and corresponds to the non-light emission in the case of 01 display (two stage display for light emission or non-light emission).
  • the modulation voltage corresponding to the case where the display data D shown in the solid line in Fig. 4-(2) is of "High” level is a modulation voltage which acts to be superposed on the writing voltages Vw1 and -Vw2, and corresponds to the light emission in the case of 01 display.
  • the effective voltage to be applied to the picture elements is equivalent to the difference between the writing voltages Vw1 and -Vw2 (Fig. 4-(1)) to be applied to the scanning side electrodes corresponding to the picture elements and the modulation voltages OV, 1/2V M and V M to be applied to the data side electrodes corresponding to said picture elements, and represented by the waveform shown in Fig. 4-(3).
  • the polarities of the effective voltage are given based on the data side electrodes as the reference).
  • the solid line represents the case of the brightness level 3 (total light emission), while the dotted line shows the case of the brightness level 0 (non-light emission).
  • display driving equivalent to that in which the display data signals [D1,DO] for the total light emission are cut at the second frame is to be effected.
  • the display data D is of "Low” level (accordingly, the modulation voltage is V M ) in the first frame, and is of "High” level (accordingly, the modulation voltage is 1/2V M ) in the second frame, and therefore, the effective voltage becomes the voltage Vw2 corresponding to the non-light emission in the first frame, and the voltage -(Vw2+1/2V M ) corresponding to the total light emission in the second frame as shown in Fig. 4-(5).
  • display driving equal to that in which the display data signals [D1,D0] for the total light emission are cut in the first frame, is to be effected.
  • the effective voltage to be impressed to the picture elements in one period in which the first and second frames are combined becomes larger in the case of the display for the brightness level 2 than in the case of the display for the brightness level 1.
  • the intermediate tone is to be displayed in two stages, thus effecting the display in four gradations on the whole.
  • the present invention is not limited in its application to the above alone, but may be so modified, for example, as to effect the display in three stages of non-light emission, intermediate tone, and total light emission through employment of the same display device.
  • Fig. 6 is a timing chart showing driving of any desired picture element in the case of the display of the three gradations referred to above, in which Fig. 6-(1) shows the waveform diagram of writing voltage to be applied to the scanning side electrodes, Fig. 6-(2) represents the waveform diagram of modulation voltage to be applied to the data side electrodes, Fig. 6-(3) indicates the waveform diagram of effective voltage to be applied to the picture elements during driving of the display for the non-light emission and total light emission, Figs. 6-(4) and 6-(5) denote the waveform diagrams of effective voltages during driving of the display of the intermediate tone.
  • Fig. 7 is a timing chart representing driving of the modulation driving circuit 29 in the case of the above three gradation display, in which Fig. 7-(1) shows the waveform diagram for the MVD signal, Fig. 7-(2) represents the waveform diagram for the MVU signal, and Fig. 7-(3) shows the waveform diagram of the modulation voltage to be outputted from the modulation drive circuit 29 respectively.
  • V M is applied as the modulation voltage (similarly both in the first and second frames).
  • This modulation voltage V M is supplied from the modulation drive circuit 29 in the manner as described hereinafter.
  • the MVD signal becomes "High level
  • the MVU signal becomes "High' in the similar manner as in the four gradation display.
  • the AND gate 20 instead of the PNF signal, the signal assuming "High” level all through the first and second frames is applied. Accordingly, the output of the AND gate 20 becomes equal to the MVU signal through the first and second frames, and the transistor 18 is turned on per each scanning period in any of the frames, and thus, one kind of modulation voltage V M is outputted from the modulation drive circuit 29 per each scanning period as shown in Fig. 7-(3).
  • the display data signals [D1,DO] are set to either of the state of brightness level 1 or 2 in the case of the four gradation display, as the signals corresponding to the intermediate tone (Any of such states is acceptable).
  • on/off state of the group of data side output ports 23 is controlled in the similar manner as in the four gradation display according to the display data D applied from the data signal processing circuit 32. More specifically, in the first frame, when the display data D is of "High” level, OV is selected as the modulation voltage to be applied to the data side electrodes x1 to x8 (shown in the solid line in Fig. 6-(2)), and when the display data D is of "Low” level, V M is selected as the modulation voltage (shown in the dotted line in Fig. 6-(2)).
  • V M is selected as the modulation voltage (shown in the solid line in Fig. 6-(2))
  • OV is selected as the modulation voltage (shown in the dotted line in Fig. 6-(2)).
  • the effective voltage to be impressed to the picture elements takes the form as shown in the solid line in Fig. 6(3) (corresponding to the modulation voltage shown in the solid line in Fig. 6-(2)) in the case of the total light emission display, while it takes the form as shown in the dotted line in Fig. 6-(3) (corresponding to the modulation voltage shown in the dotted line in Fig. 6-(2)) in the case of non-light emission display.
  • display driving equivalent to that in which the display data signals [D1,DO] for the whole light emission are cut at the second frame is to be effected.
  • display driving equal to that in which the display data signal [D1,DO] for the total light emission are cut in the first frame, is to be effected.
  • the effective voltage to be impressed to the picture elements in one period in which the first and second frames are combined becomes equal in any of the intermediate tone display, and thus, the three gradation display for the non-light emission, intermediate tone, and total light emission is to be effected.
  • the driving method of the present invention is described with reference to the case of the gradation display by the thin film EL display device, the concept of the present invention is not limited in its application to such thin film EL display device alone, but may be readily applied to other display devices, for example, to a liquid crystal display device and the like as well.
  • gradation display in more than three stages may be effected through a simple circuit construction.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Claims (8)

  1. Verfahren zum Ansteuern einer Anzeigevorrichtung mit mehreren Abrasterelektroden (y1 bis y4) und mehreren Datenelektroden (x1 bis x8), die sich quer zu den Abrasterelektroden erstrecken, und mit mehreren Bildanzeigeelementen, die in einem den Schnittstellen der Abraster- und Datenelektroden entsprechenden Array angeordnet sind, wobei das Verfahren folgende Schritte umfaßt: Ausdünnen der Anzeigedaten; Anlegen von Modulationssignalen entsprechend den ausgedünnten Anzeigedaten an die Datenelektroden, um die Anzeigeelementhelligkeit zwischen mehreren Helligkeitspegeln zu variieren; und sequentielles Anlegen von Schreibsignalen an die Abrasterelektroden, um die ausgewählten Anzeigeelemente anzusteuern, gekennzeichnet durch das Bereitstellen mehrerer Ansteuerwerte für die Amplitude der Modulationssignale und durch das Anlegen von Modulationssignalen mit verschiedenen Ansteuerwerten in jedem Vollbild.
  2. Verfahren nach Anspruch 1, bei dem die Amplitude in jedem Modulationssignal abhängig von der Vollbildnummer variiert.
  3. Verfahren nach Anspruch 1 oder Anspruch 2, bei dem für jeden Helligkeitspegel eine vorgegebene Folge von Modulationssignalpegeln für eine Gruppe von Vollbildern angelegt wird.
  4. Einrichtung zum Ansteuern einer Matrixanzeigevorrichtung mit mehreren Abrasterelektroden (y1 bis y4), mehreren Datenelektroden (x1 bis x8), die sich quer zu den Abrasterelektroden erstrecken, und mehreren Bildanzeigeelementen, die in einem den Schnittstellen zwischen den Abraster- und den Datenelektroden entsprechenden Array angeordnet sind, wobei die Einrichtung folgendes aufweist: eine Einrichtung (22) zum Anlegen von anzeigedatenrepräsentierenden Modulationssignalen an die Datenelektroden, um die Anzeigeelementhelligkeit zwischen mehreren Helligkeitspegel zu variieren; eine Einrichtung (25) zum sequentiellen Anlegen von Schreibsignalen an die Abrasterelektroden, wobei die Schreib- und Modulationssignale bewirken, daß die Bildanzeigeelemente ein gewünschtes Bild anzeigen; und eine Steuereinrichtung (28, 31) zum Steuern der Amplitude der von der Einrichtung zum Anlegen der Modulationssignale ausgegebenen Modulationssignale in jedem Vollbild, um die Anzeigeelementhelligkeit zu variieren, dadurch gekennzeichnet, daß die Steuereinrichtung so betreibbar ist, daß sie mehrere Ansteuerwerte hinsichtlich der Amplitude der Modulationssignale liefert und Modulationssignale mit verschiedenen Ansteuerwerten in jedem Vollbild anlegt.
  5. Einrichtung nach Anspruch 4, bei der die Steuereinrichtung für jeden Helligkeitspegel die Einrichtung zum Anlegen von Modulationssignalen so steuert, daß sie eine vorgegebene Folge von Modulationssignalpegeln für eine Gruppe von Vollbildern anlegt.
  6. Einrichtung nach Anspruch 4 oder Anspruch 5, bei der die Steuereinrichtung folgendes enthält:
    - eine Einrichtung (32), zum Aktivieren oder Deaktivieren eines Ausgangssignals der Einrichtung zum Anlegen von Modulationssignalen abhängig von den Anzeigedaten; und
    - eine Einrichtung (29) zum Variieren der Amplitude der Modulationssignale zwischen den mehreren Ansteuerwerten für jedes Vollbild einer Gruppe von Vollbildern.
  7. Einrichtung nach Anspruch 6, bei der die Einrichtung zum Variieren der Amplitude der Modulationssignale die Amplituden der Modulationssignale auf verschiedene Werte mit wiederholtem Muster für jedes Vollbild der Gruppe von Vollbildern variiert.
  8. Einrichtung nach einem der vorstehenden Ansprüche, bei der die Steuereinrichtung gleichzeitig mehrere Anzeigedatensignale (D₀, D₁) erhält, wobei die Kombination der jeweiligen Bits der Anzeigedatensignale die Folge der Modulationssignale für ein Anzeigeelement für eine Gruppe von Vollbildern bestimmt.
EP19900310156 1989-09-16 1990-09-17 Verfahren und Einrichtung zum Steuern eines Anzeigegeräts Expired - Lifetime EP0419184B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1240395A JP2628760B2 (ja) 1989-09-16 1989-09-16 表示装置の駆動装置
JP240395/89 1989-09-16

Publications (3)

Publication Number Publication Date
EP0419184A2 EP0419184A2 (de) 1991-03-27
EP0419184A3 EP0419184A3 (en) 1992-04-01
EP0419184B1 true EP0419184B1 (de) 1996-01-03

Family

ID=17058843

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900310156 Expired - Lifetime EP0419184B1 (de) 1989-09-16 1990-09-17 Verfahren und Einrichtung zum Steuern eines Anzeigegeräts

Country Status (3)

Country Link
EP (1) EP0419184B1 (de)
JP (1) JP2628760B2 (de)
DE (1) DE69024574T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10400879B2 (en) 2016-02-15 2019-09-03 Caterpillar Inc. One way clutch operation monitoring in torque converter

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4775891A (en) * 1984-08-31 1988-10-04 Casio Computer Co., Ltd. Image display using liquid crystal display panel
JPH0634152B2 (ja) * 1985-12-17 1994-05-02 シャープ株式会社 薄膜ｅｌ表示装置の駆動回路
DE3724086A1 (de) 1986-07-22 1988-02-04 Sharp Kk Treiberschaltung fuer eine duennschichtige elektrolumineszenzanzeige
JPS6334593A (ja) * 1986-07-30 1988-02-15 ホシデン株式会社 多階調表示方法
JPS6370893A (ja) * 1986-09-12 1988-03-31 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション 多色表示方式
JPH01202792A (ja) * 1988-02-09 1989-08-15 Matsushita Electric Ind Co Ltd 表示装置

Also Published As

Publication number Publication date
JPH03101789A (ja) 1991-04-26
EP0419184A3 (en) 1992-04-01
EP0419184A2 (de) 1991-03-27
JP2628760B2 (ja) 1997-07-09
DE69024574D1 (de) 1996-02-15
DE69024574T2 (de) 1996-06-20

Similar Documents

Publication Publication Date Title
KR100344186B1 (ko) 액정표시장치의 소오스 구동회로 및 그 구동방법
US5091722A (en) Gray scale display
JP3680795B2 (ja) 電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器
CN101233556B (zh) 显示装置及其驱动电路与驱动方法
JPH08509818A (ja) 液晶表示装置における漏話補償方法及び装置
US7259755B1 (en) Method and apparatus for driving liquid crystal display panel in inversion
US20020044113A1 (en) Liquid crystal device, liquid crystal driving device and method of driving the same and electronic equipment
US6498595B1 (en) Active matrix liquid crystal display devices
US6903715B2 (en) Liquid crystal display and driving apparatus thereof
US5774103A (en) Method for driving a liquid crystal display
KR0123910B1 (ko) 표시장치의 구동회로
JPH11202288A (ja) 液晶表示装置およびその駆動方法
US5233340A (en) Method of driving a display device
JPH07281641A (ja) アクティブマトリクス型液晶ディスプレイ
JPH07306660A (ja) 液晶表示装置の階調駆動回路及びその階調駆動方法
EP0419184B1 (de) Verfahren und Einrichtung zum Steuern eines Anzeigegeräts
JPH0954309A (ja) 液晶表示装置
JPH09106267A (ja) 液晶表示装置及びその駆動方法
EP0477014B1 (de) Anzeigegerät mit Helligkeitsteuerung
EP0544427B1 (de) Steuerschaltung für eine Anzeigeeinheit mit digitaler Sourcesteuerung zur Erzeugung von Mehrfachpegelsteuerspannungen aus einer einzelnen externen Energiequelle
JPH08241060A (ja) 液晶表示装置及びその駆動方法
JPS63175890A (ja) アクテイブマトリクス型液晶パネルの駆動方法
JPH08328515A (ja) 画像表示装置
JPH07281640A (ja) アクティブマトリクス型液晶ディスプレイの階調駆動方法及びアクティブマトリクス型液晶ディスプレイ
JPH103069A (ja) 液晶表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19901214

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE GB

17Q First examination report despatched

Effective date: 19940107

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE GB

REF Corresponds to:

Ref document number: 69024574

Country of ref document: DE

Date of ref document: 19960215

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20090916

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20090910

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20100916

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20100916

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20100917