EP0183246A2 - Display system - Google Patents
Display system Download PDFInfo
- Publication number
- EP0183246A2 EP0183246A2 EP85115061A EP85115061A EP0183246A2 EP 0183246 A2 EP0183246 A2 EP 0183246A2 EP 85115061 A EP85115061 A EP 85115061A EP 85115061 A EP85115061 A EP 85115061A EP 0183246 A2 EP0183246 A2 EP 0183246A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- cursor
- display
- pattern
- display system
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/08—Cursor circuits
Definitions
- the present invention relates to a display system comprising means for cursor display on a display screen.
- cursor display patterns are required to have various kinds of functions.
- cursors are displayed by flashing or reversing a rectangular block, or they are displayed by using arbitrary figures such as a finger, a pair of scissors, a circle, an arrow, a cross and the like.
- logic operations are partially executed between the pattern data for the respective cursors and the data for display contents already displayed on the screen prior to display of the respective cursors.
- the software thereof must be processed to rewrite the above-mentioned display contents themselves so as to realize the above-mentioned logic. operations.
- a pattern shown in Fig. 6B for forming an inner frame of the cursor is created and also another pattern shown in Fig. 6C for forming an outer frame of the cursor is created.
- the data for the display contents shown in Fig. 6A that is, the data for the portions (shown by broken lines) where the cursor is to be displayed is written into the work area of VRAM (or main memory).
- Fig. 6A the data for the portions shown by the broken lines in Fig. 6A is ANDed with the data for the inner frame pattern shown in Fig. 6B to produce a screen in Fig. 6D. If the data for the portions shown by broken lines in the screen of Fig. 6D is XORed with the data for the outer frame shown in Fig. 6C, then a screen shown in Fig. 6E can be created.
- hot spots HS are display points intended by the associated cursor patterns.
- the present invention aims at eliminating the drawbacks found in the above-mentioned prior art systems.
- a cursor pattern register for storing the patterns of the cursor
- display position specifying means for specifying a position in which the cursor is to be displayed
- cursor displacement means for displacing the cursor relatively to a display screen
- CRT Controller 10 is used to control CRT 40 as a display unit. This controller counts the display positions on the screen of CRT 40, in the respective vertical and horizontal directions, and also generates timing signals.
- CRT Controller 10 includes adders 10a, 10c and registers lOb, lOd respectively shown in Fig. 3.
- Adder 10a deducts a value set in Register lOb, e.g., "16", from a vertical count signal generated in CRT Controller 10 and then sends out the result thereof as a vertical count signal for display.
- Adder 10c deducts a value set in Register 10d, e.g., "16" from a horizontal count signal generated in CRT Controller 10 and sends out the result thereof as a horizontal signal for display.
- Registers lOb, lOd are respectively adapted to be free to change their respective setting values.
- VRAM 11 writes the data of CPU (not shown) once and reads out video signals repetitively to the synchronization/scanning of CRT 40.
- the read-out video signals are sent via Shift Register 12 to Logical Operation Circuit 30.
- Cursor Generation Circuit 20 which has a register bank 24 to store the pattern data of a cursor (register memory) and the cursor display position specifying information, sends the cursor pattern data to Logical Operation Circuit 30 to the display timing.
- Logical Operation Circuit 30 performs a logical operation on the data for the display contents of the screen transmitted from VRAM 11 and the cursor pattern data sent from Cursor Generation Circuit 20.
- CRT 40 is an example of display units and other display units than CRT 40, such as a liquid crystal display unit and the like, may also be used.
- Fig. 2 there is illustrated an example of a register bank provided within Cursor Generation Circuit 20.
- cursor pattern data There are specified 8-bit cursor pattern data which respectively correspond to addresses "0000000” - "0111111". In accordance with the contents of the pattern data, the form of the cursor is specified. The contents of the pattern data are free to rewrite. In the illustrated embodiment, since the cursor pattern is 16 x 16 dots, a combination of two bytes respectively having successive addresses is used to hold a pattern corresponding to a single lateral and horizontal line.
- Data (10 bits) corresponding to the addresses "1000000” and "1000001" of the register bank is used to specify a position in which the cursor is first displayed in the horizontal direction
- data (8 bits) corresponding to the addresses "1000010” and “1000011” of the register bank is used to specify a position in which the cursor is first displayed in the vertical direction.
- the display positions of the cursor are specified by using the values of X, Y coordinates.
- the above-mentioned cursor horizontal position specifying register and the above-mentioned cursor vertical position specifying register shown in Fig. 2 are.respectively display position specifying registers to specify positions where the cursor is displayed.
- Fig. 3 is a block diagram to illustrate a portion of CRT Controller 10 and the details of a cursor generation circuit and a logical operation circuit.
- Adders 10a, 10c and Registers 10b, 10d are included within CRT Controller 10 and Registers 10b, 10d are used to specify the amount of displacement of the cursor relative to the display screen. Vertical and horizontal count signals for display are used as the address information for VRAM 11.
- Adder 21 is used to find the difference between the vertical display position of the cursor and the vertical scan position, and is also used to deduct the output signal of the register bank cursor vertical position specifying register from the output signal (vertical count signal) of CRT Controller 10.
- Comparator 22 is used to find the coincidence of the cursor display horizontal position with the horizontal scan position, and it compares the output signal (horizontal count signal) of CRT Controller 10 with the output signal of the register bank horizontal position specifying register and outputs a horizontal display position detection signal when both output signals coincide with each other.
- Cursor Display Position Detection Circuit 26 is dedicated to outputting a load signal when the position where the display of the cursor is to be started is scanned, and a detailed example thereof is shown in Fig. 4.
- Selector 23 is used to change an address signal required when new cursor pattern data is written into Register Memory 24 and an address signal required when the cursor pattern data written into Register Memory 24 is read out.
- Register Memory 24 holds the pattern data of the cursor. In the illustrated embodiment, it is adapted to hold the cursor pattern data (16 x 16- bits) for two surfaces and output the data for a single line (32 bits) in parallel'.
- the pattern data may be composed of a different number of bits from the above-mentioned number, and also it may have a different number of surfaces from the above-mentioned number.
- Shift Register 25 receives the data for a single line from Register Memory 24 when it receives a load signal from Cursor Display Position Detection Circuit 26, and outputs the data for 1 dot in accordance with a shift clock.
- Logical Circuit 30 comprises Selector 30a, AND Circuit 31, XOR (Exclusive OR) Circuit 32 and Gate 33.
- Selector 30a is a circuit to select a video signal or a border color signal from Border Color Register 13 in accordance with a display timing signal transmitted from CRT Controller 10.
- AND Circuit 31 is a circuit to superpose the cursor pattern data transmitted from Cursor Generation Circuit 20 on either the video signal or the border color signal transmitted from Selector 30a.
- XOR Circuit 32 is a circuit to produce a logically complementary color for the ANDed result.
- Gate 33 is a circuit to disable either AND Circuit 31 or XOR Circuit 32, while a detailed example thereof is shown in Fig. 4.
- Fig. 4 there are illustrated Cursor Display Position Detection Circuit 26 and Gate 33 in detail.
- Cursor Display Position Detection Circuit 26 includes NOR Circuit 26a to input the higher 4 bits out of the output signals of Adder 21, and AND Circuit 26b to receive the output signal of NOR Circuit 26a and the output signal of Comparator 22. Cursor Display Position Detection Circuit 26 scans the vertical display position and, when the horizontal display position is detected, generates a load signal so as to load the data stored in Register Memory 24 into Shift Register 25.
- Gate 33 is used to clip the cursor in the borders of the screen and includes Inverter 33a, OR Circuit 33b and AND Circuit 33c.
- Inverter 33a inverts a display timing signal transmitted from CRT Controller 10, while OR Circuit 33b receives the output signals of Inverter 33a and Shift Register 25a and transmits its output signal to AND Circuit 31.
- AND Circuit 33c receives the display timing signal and the output signal of Shift Register 25b and transmits its output signal to XOR Circuit 32. If Gate 33 is omitted, then the cursor is displayed without clipping.
- Selector 23 is changed over to the W side to write the pattern data of a given cursor into Register Memory 24. After then, Selector 23 is changed over back to the R side.
- the vertical and horizontal positions to display the cursor on CRT 40 are specified by the cursor verticla and horizontal position specifying registers of the register bank, respectively.
- an 8-bit signal corresponding to the vertical scanning position is input to Adder 21 from CRT Controller 10.
- the difference between this 8-bit signal and the 8-bit data from Cursor Vertical Position Specifying Register is output as an 8-bit signal to Adder 21.
- the higher 4 bits of the last-mentioned 8-bit signal are forwarded to Cursor Display Position Detection Circuit 26, while the lower 4 bits thereof are sent via Selector 23 to Register Memory 24 as read-out addresses.
- a 10-bit signal corresponding to the horizontal scanning position is input to Comparator 22 from CRT Controller 10.
- Comparator 22 outputs a horizontal display position detection signal.
- AND Circuit 26b outputs a load signal.
- Shift Register 25 loads the pattern data for a single line from Register Memory 24.
- each pattern data for a single dot is output to AND Circuit 31 and XOR Circuit 32.
- AND Circuit 31 superposes the cursor pattern data on the video signal (changes the cursor from the status in Fig. 6A to the status in Fig. 6D), while XOR Circuit 32 produces a logically complementary color for the ANDed result (changes the cursor from the status in Fig. 6D to the status in Fig. 6E).
- a display timing signal from CRT Controller 10 becomes "1", allowing Selector 30a to select the video signal.
- Inverter 33a outputs "0"
- the pattern data from Shift Register 25 (25a in the illustrated embodiment), as it is, is applied to AND Circuit 31. Since "1" is applied to one input of AND Circuit 33c, the pattern data from Shift Register 25 (25b in the illustrated embodiment), as it is, is applied to XOR Circuit 32.
- Adders 10a, 10c provided in CRT Controller 10 in Fig. 3 displace the cursor for an arbitrary number of dots (e.g., Hy) in the vertical direction and for an arbitrary number of dots (e.g., Hx) in the horizontal direction, respectively. That is, in accordance with the register values set in Registers lOb, 10d, Adders 10a, 10c change the displaying vertical count signal and the displaying horizontal count signal for the set values, respectively.
- the above-mentioned Hx, Hy are the coordinate values of a hot spot HS (a display point intended by the cursor pattern), respectively.
- the cursor is displaced relatively in the respective horizontal and vertical directions with respect to the display screen.
- Fig. 3B there is illustrated a circuit for fixing the amount of displacement of the cursor in.the vertical direction.
- This displacement amount fixing circuit 10e which is used instead of Register lOb, is adapted to displace the cursor by 16 dots in the vertical direction. Register 10b is able to change its memory contents freely, while, if Fixing Circuit 10e is used, then the amount of displacement thereof is fixed. Also, this circuit 10e may be used instead of Register 10d.
- Adders 10a, 10c provided in CRT Controller 10 of Fig. 3 are adapted to displace the cursor by the number of vertical dots and by the number of horizontal dots, respectively. That is, when the size of the cursor is considered as 16 x 16 dots, in accordance with the value of 16 dots set by Register 10b, 10d, Adders 10a, 10c respectively change the displaying vertical count signal and the displaying horizontal count signal by the amounts for 16 dots.
- the cursor is displaced by 16 dots in the horizontal and vertical directions respectively with respect to the display screen so that an arbitrary point within the cursor can be superposed on an arbitrary spot on the display screen to display the cursor.
- FIG. 5 there is illustrated a block diagram of another embodiment of the invention.
- Frequency Divider Circuit 27 is used to divide the frequency of shift clocks to be applied to Shift Register 25 previously. For example, if the clock is divided in frequency into a half thereof by Frequency Divider Circuit 27, then the shift clock is delayed to double the transverse (horizontal) length of the cursor to be displayed. In this way, when the number of division of the frequency of the above-mentioned clock is determined as a predetermined value, then the transverse width of the cursor is multiplied by this predetermined value. In this case, there is an advantage that the transverse length of the cursor can be extended without the need for increase of the capacities of Register Memory 24 and the above-mentioned register bank.
- Bit Shift Circuit 28 is a circuit that shifts by 1 bit the value of a vertical count from CRT Controller 10 and, thereby, obtains a 1/2 count value equivalently.
- the longitudinal (vertical) length of a cursor to be displayed becomes doubled.
- the longitudinal length of the cursor is multiplied by a power of 2. In this case, there is also provided an advantage that the cursor longitudinal length can be extended without increasing the capacities of both Register Memory 24 and Register Bank.
- the described embodimentsof the present invention have the effect that main job processings can be executed speedily because they are adapted to perform interrupt processings in a short time, when a cursor is to be displayed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
- Position Input By Displaying (AREA)
Abstract
Description
- The present invention relates to a display system comprising means for cursor display on a display screen.
- Recently, with the advancement of pointing devices such as a mouse, a trackball and the like, cursor display patterns are required to have various kinds of functions.
- In conventional display control systems, cursors are displayed by flashing or reversing a rectangular block, or they are displayed by using arbitrary figures such as a finger, a pair of scissors, a circle, an arrow, a cross and the like. Also, logic operations are partially executed between the pattern data for the respective cursors and the data for display contents already displayed on the screen prior to display of the respective cursors. In this case, according to the above-mentioned conventional systems, the software thereof must be processed to rewrite the above-mentioned display contents themselves so as to realize the above-mentioned logic. operations.
- We now describe a case (shown in Fiq. 6E of the accompanyina drawings) when an arrow cursor is displayed in the display contents on the screen shown in Fig. 6A, as an example.
- At first, a pattern shown in Fig. 6B for forming an inner frame of the cursor is created and also another pattern shown in Fig. 6C for forming an outer frame of the cursor is created. Then, the data for the display contents shown in Fig. 6A, that is, the data for the portions (shown by broken lines) where the cursor is to be displayed is written into the work area of VRAM (or main memory).
- Next, the data for the portions shown by the broken lines in Fig. 6A is ANDed with the data for the inner frame pattern shown in Fig. 6B to produce a screen in Fig. 6D. If the data for the portions shown by broken lines in the screen of Fig. 6D is XORed with the data for the outer frame shown in Fig. 6C, then a screen shown in Fig. 6E can be created.
- Generally, it is necessary to move the display positions of the cursor by means of indication of pointing devices. Therefore, a cursor written as in Fig. 6 is eliminated and then the cursor is rewritten in a position slightly displaced in its displacement direction from the initial position thereof. Repetition of these operations permits the cursor to be displayed as if it were moving in succession.
- Here, to eliminate a single cursor, the portions shown by the broken lines that were written into the above-mentioned work area may be written over Fig. 6E.
- By the way, hot spots HS respectively illustrated in Figs. 6E and 6F are display points intended by the associated cursor patterns.
- In the above-mentioned prior art systems, since the above-mentioned software processing is complicated, it takes time to process the software itself. Also, the operation to move the cursor is executed by interrupt processing and, as a result of this, the main job processing is delayed accordingly.
- The present invention aims at eliminating the drawbacks found in the above-mentioned prior art systems.
- Accordingly, it is an object of the invention to provide an improved cursor display system which is capable of executing its main job processings speedily when displaying a cursor.
- To achieve this object, according to the invention, there are provided, within the present display system, a cursor pattern register for storing the patterns of the cursor, display position specifying means for specifying a position in which the cursor is to be displayed, and cursor displacement means for displacing the cursor relatively to a display screen.
- The above and other related objects and features of the invention will be apparent from a reading of the following description of preferred embodiments of the invention with reference to the accompanying drawings in which:
- Fig. 1 is a block diagram of an embodiment of the invention;
- Fig. 2 is a table to illustrate a register bank;
- Fig. 3 is a more detailed block diagram of the above embodiment;
- Fig. 3A is a view of an example of CRT display screens;
- Fig. 3B is a view to illustrate a circuit for fixing the amount of displacement of the cursor in a vertical direction;
- Fig. 4 is a view to illustrate a portion of a CRT controller as well as the details of a cursor display position detection circuit and gates;
- Fig. 5 is a block diagram of another embodiment of the invention; and,
- Figs. 6A - F are respective views to illustrate a prior art display system.
- Fig. 1 is a block diagram of an embodiment of the invention, illustrating an example of the present display system and a CRT.
- CRT Controller 10 is used to control CRT 40 as a display unit. This controller counts the display positions on the screen of
CRT 40, in the respective vertical and horizontal directions, and also generates timing signals. - Also,
CRT Controller 10 includesadders CRT Controller 10 and then sends out the result thereof as a vertical count signal for display. Adder 10c deducts a value set in Register 10d, e.g., "16" from a horizontal count signal generated inCRT Controller 10 and sends out the result thereof as a horizontal signal for display. Registers lOb, lOd are respectively adapted to be free to change their respective setting values. - VRAM 11 writes the data of CPU (not shown) once and reads out video signals repetitively to the synchronization/scanning of
CRT 40. The read-out video signals are sent via Shift Register 12 to Logical Operation Circuit 30. - Cursor Generation Circuit 20, which has a
register bank 24 to store the pattern data of a cursor (register memory) and the cursor display position specifying information, sends the cursor pattern data to Logical Operation Circuit 30 to the display timing. - Logical Operation Circuit 30 performs a logical operation on the data for the display contents of the screen transmitted from VRAM 11 and the cursor pattern data sent from Cursor Generation Circuit 20.
- CRT 40 is an example of display units and other display units than CRT 40, such as a liquid crystal display unit and the like, may also be used.
- In Fig. 2, there is illustrated an example of a register bank provided within Cursor Generation Circuit 20.
- There are specified 8-bit cursor pattern data which respectively correspond to addresses "0000000" - "0111111". In accordance with the contents of the pattern data, the form of the cursor is specified. The contents of the pattern data are free to rewrite. In the illustrated embodiment, since the cursor pattern is 16 x 16 dots, a combination of two bytes respectively having successive addresses is used to hold a pattern corresponding to a single lateral and horizontal line.
- Data (10 bits) corresponding to the addresses "1000000" and "1000001" of the register bank is used to specify a position in which the cursor is first displayed in the horizontal direction, and data (8 bits) corresponding to the addresses "1000010" and "1000011" of the register bank is used to specify a position in which the cursor is first displayed in the vertical direction. In this way, the display positions of the cursor are specified by using the values of X, Y coordinates.
- The above-mentioned cursor horizontal position specifying register and the above-mentioned cursor vertical position specifying register shown in Fig. 2 are.respectively display position specifying registers to specify positions where the cursor is displayed.
- Fig. 3 is a block diagram to illustrate a portion of
CRT Controller 10 and the details of a cursor generation circuit and a logical operation circuit. -
Adders CRT Controller 10 and Registers 10b, 10d are used to specify the amount of displacement of the cursor relative to the display screen. Vertical and horizontal count signals for display are used as the address information for VRAM 11. -
Adder 21 is used to find the difference between the vertical display position of the cursor and the vertical scan position, and is also used to deduct the output signal of the register bank cursor vertical position specifying register from the output signal (vertical count signal) ofCRT Controller 10. -
Comparator 22 is used to find the coincidence of the cursor display horizontal position with the horizontal scan position, and it compares the output signal (horizontal count signal) ofCRT Controller 10 with the output signal of the register bank horizontal position specifying register and outputs a horizontal display position detection signal when both output signals coincide with each other. - Cursor Display
Position Detection Circuit 26 is dedicated to outputting a load signal when the position where the display of the cursor is to be started is scanned, and a detailed example thereof is shown in Fig. 4. -
Selector 23 is used to change an address signal required when new cursor pattern data is written intoRegister Memory 24 and an address signal required when the cursor pattern data written intoRegister Memory 24 is read out. -
Register Memory 24 holds the pattern data of the cursor. In the illustrated embodiment, it is adapted to hold the cursor pattern data (16 x 16- bits) for two surfaces and output the data for a single line (32 bits) in parallel'. Of course, the pattern data may be composed of a different number of bits from the above-mentioned number, and also it may have a different number of surfaces from the above-mentioned number. -
Shift Register 25 receives the data for a single line fromRegister Memory 24 when it receives a load signal from Cursor DisplayPosition Detection Circuit 26, and outputs the data for 1 dot in accordance with a shift clock. - On the other hand,
Logical Circuit 30 comprisesSelector 30a, ANDCircuit 31, XOR (Exclusive OR)Circuit 32 andGate 33. -
Selector 30a is a circuit to select a video signal or a border color signal fromBorder Color Register 13 in accordance with a display timing signal transmitted fromCRT Controller 10. - AND
Circuit 31 is a circuit to superpose the cursor pattern data transmitted fromCursor Generation Circuit 20 on either the video signal or the border color signal transmitted fromSelector 30a. -
XOR Circuit 32 is a circuit to produce a logically complementary color for the ANDed result. -
Gate 33 is a circuit to disable either ANDCircuit 31 orXOR Circuit 32, while a detailed example thereof is shown in Fig. 4. - Referring now to Fig. 4, there are illustrated Cursor Display
Position Detection Circuit 26 andGate 33 in detail. - Cursor Display
Position Detection Circuit 26 includes NOR Circuit 26a to input the higher 4 bits out of the output signals ofAdder 21, andAND Circuit 26b to receive the output signal of NOR Circuit 26a and the output signal ofComparator 22. Cursor DisplayPosition Detection Circuit 26 scans the vertical display position and, when the horizontal display position is detected, generates a load signal so as to load the data stored inRegister Memory 24 intoShift Register 25. -
Gate 33 is used to clip the cursor in the borders of the screen and includes Inverter 33a,OR Circuit 33b and ANDCircuit 33c. Inverter 33a inverts a display timing signal transmitted fromCRT Controller 10, whileOR Circuit 33b receives the output signals of Inverter 33a andShift Register 25a and transmits its output signal to ANDCircuit 31. ANDCircuit 33c receives the display timing signal and the output signal ofShift Register 25b and transmits its output signal toXOR Circuit 32. IfGate 33 is omitted, then the cursor is displayed without clipping. - Next, we will describe the operation of the above-mentioned embodiment of the invention.
- First,
Selector 23 is changed over to the W side to write the pattern data of a given cursor intoRegister Memory 24. After then,Selector 23 is changed over back to the R side. - Then, the vertical and horizontal positions to display the cursor on
CRT 40 are specified by the cursor verticla and horizontal position specifying registers of the register bank, respectively. - While scanning is being carried out on
CRT 40, an 8-bit signal corresponding to the vertical scanning position is input to Adder 21 fromCRT Controller 10. The difference between this 8-bit signal and the 8-bit data from Cursor Vertical Position Specifying Register is output as an 8-bit signal toAdder 21. The higher 4 bits of the last-mentioned 8-bit signal are forwarded to Cursor DisplayPosition Detection Circuit 26, while the lower 4 bits thereof are sent viaSelector 23 to RegisterMemory 24 as read-out addresses. - When the cursor display system is scanning within the range of 16 lines to display the cursor in
CRT 40, all of the above-mentioned higher 4 bits transmitted to Cursor DisplayPosition Detection Circuit 26 become "0". Thus, when the higher 4 bits are all "0", then NOR Circuit 26a outputs a vertical display position detection signal. While the vertical display position detection signal is being output, the output signal of the lower 4 bits ofAdder 21 becomes an address signal ofRegister Memory 24 and the pattern data of the cursor specified by this address signal (data for a single line) is sent toShift Register 25. - On the other hand, during scanning on
CRT 40, a 10-bit signal corresponding to the horizontal scanning position is input toComparator 22 fromCRT Controller 10. When this 10-bit signal coincides with the 10-bit data from Cursor Horizontal Position Specifying Register, thenComparator 22 outputs a horizontal display position detection signal. When this horizontal display position detection signal and the above-mentioned vertical display position detection signal occur simultaneously, then ANDCircuit 26b outputs a load signal. On receiving the load signal,Shift Register 25 loads the pattern data for a single line fromRegister Memory 24. - And, in accordance with the shift clocks, each pattern data for a single dot is output to AND
Circuit 31 andXOR Circuit 32. ANDCircuit 31 superposes the cursor pattern data on the video signal (changes the cursor from the status in Fig. 6A to the status in Fig. 6D), whileXOR Circuit 32 produces a logically complementary color for the ANDed result (changes the cursor from the status in Fig. 6D to the status in Fig. 6E). - When the pattern data for 16 dots (that is, the data for one line) is output from
Shift Register 25, no pattern data is supplied to ANDCircuit 31 andXOR Circuit 32 and thus the screen display contents are displayed in the remaining portions of the line. And, when the display system scans the second line, the same scanning as mentioned above is carried out. In this case, however, the number of the read-out addresses ofRegister Memory 24 is increased by one. - If these operationes are repeated to carry out the scaning for 16 lines, then an operation to display one cursor is completed. And, if the 17th line is scanned, then "1" is included in the data of upper 4 bits received by NOR Circuit 26a so that AND
Circuit 26b outputs the load signal no more. Therefore, in the remaining scanning for the relevent screen, the screen display contents are displayed. This completes the scanning for 1 screen. The scanning for the next screen can be performed by repeating similar operations to the above-mentioned operations. - Also, when scanning the display area of a screen, a display timing signal from
CRT Controller 10 becomes "1", allowingSelector 30a to select the video signal. And, as Inverter 33a outputs "0", the pattern data from Shift Register 25 (25a in the illustrated embodiment), as it is, is applied to ANDCircuit 31. Since "1" is applied to one input of ANDCircuit 33c, the pattern data from Shift Register 25 (25b in the illustrated embodiment), as it is, is applied toXOR Circuit 32. - On the other hand, when scanning the borders of the screen, the display timing signal from
CRT Controller 10 becomes "0", allowingSelector 30a to select the border color signal. And, in this case, as Inverter 33a outputs "1",OR Circuit 33b also outputs "1" and thus the pattern data from Shift Register 25 (25a in the illustrated embodiment) is not applied to ANDCircuit 31. Also, since "0" is always input to one input of ANDCircuit 33c, the pattern data from Shift Register 25 (25b in the illustrated embodiment) is not applied toXOR Circuit 32. For this reason, when scanning the borders of the screen, the cursor is clipped. - However, if
Gate 33 is omitted by applying the output signal ofShift Register 25a directly to ANDCircuit 31 as well as by applying the output signal ofShift Register 25b directly toXOR Circuit 32, then the cursor will not be clipped in the borders. - Next, if the value of either the cursor vertical position specifying register or the cursor horizontal position specifying register of the register bank is slightly changed and then the above-mentioned operations are repeated, then the cursor is displaced to another position corresponding to the change of the value and is displayed there. Thus, if such operation is repeatedly performed, then the cursor can be diplayed as if it were moving successively.
-
Adders CRT Controller 10 in Fig. 3 displace the cursor for an arbitrary number of dots (e.g., Hy) in the vertical direction and for an arbitrary number of dots (e.g., Hx) in the horizontal direction, respectively. That is, in accordance with the register values set in Registers lOb, 10d,Adders - And, since the displaying vertical count signal and horizontal count signal are used as the address information going to VRAM 11, the cursor is displaced relatively in the respective horizontal and vertical directions with respect to the display screen.
- In other words, considering that coordinates shifted by the coordinates (Hx, Hy) of the hot spot HS with respect to the display coordinates are cursor coordinates, when a certain set of values (a, b) of the cursor coordinates are given as the cursor display position, then the values of the display coordinates where the above-mentioned hot spot HS is situated coincide with the values (a, b) of the cursor coordinates. This status is illustrated in Fig. 3A. In Fig. 3A, the display coordinates are shown by solid lines and the cursor coordinates after shifted are shown by one-dot chained lines.
- In Fig. 3B, there is illustrated a circuit for fixing the amount of displacement of the cursor in.the vertical direction.
- This displacement
amount fixing circuit 10e, which is used instead of Register lOb, is adapted to displace the cursor by 16 dots in the vertical direction. Register 10b is able to change its memory contents freely, while, if FixingCircuit 10e is used, then the amount of displacement thereof is fixed. Also, thiscircuit 10e may be used instead of Register 10d. -
Adders CRT Controller 10 of Fig. 3 are adapted to displace the cursor by the number of vertical dots and by the number of horizontal dots, respectively. That is, when the size of the cursor is considered as 16 x 16 dots, in accordance with the value of 16 dots set by Register 10b, 10d,Adders - Therefore, the cursor is displaced by 16 dots in the horizontal and vertical directions respectively with respect to the display screen so that an arbitrary point within the cursor can be superposed on an arbitrary spot on the display screen to display the cursor.
- Referring now to Fig. 5, there is illustrated a block diagram of another embodiment of the invention.
-
Frequency Divider Circuit 27 is used to divide the frequency of shift clocks to be applied toShift Register 25 previously. For example, if the clock is divided in frequency into a half thereof byFrequency Divider Circuit 27, then the shift clock is delayed to double the transverse (horizontal) length of the cursor to be displayed. In this way, when the number of division of the frequency of the above-mentioned clock is determined as a predetermined value, then the transverse width of the cursor is multiplied by this predetermined value. In this case, there is an advantage that the transverse length of the cursor can be extended without the need for increase of the capacities ofRegister Memory 24 and the above-mentioned register bank. -
Bit Shift Circuit 28 is a circuit that shifts by 1 bit the value of a vertical count fromCRT Controller 10 and, thereby, obtains a 1/2 count value equivalently. In this case, since the value of the vertical count fromCRT Controller 10 is reduced (that is, the step-by-step operation of the read-out address ofRegister Memory 24 is reduced to half), the longitudinal (vertical) length of a cursor to be displayed becomes doubled. When the above-mentioned bit shift amount is dettermined at a given value, then the longitudinal length of the cursor is multiplied by a power of 2. In this case, there is also provided an advantage that the cursor longitudinal length can be extended without increasing the capacities of bothRegister Memory 24 and Register Bank. - Accordingly, the described embodimentsof the present invention have the effect that main job processings can be executed speedily because they are adapted to perform interrupt processings in a short time, when a cursor is to be displayed.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP248692/84 | 1984-11-27 | ||
JP59248692A JPS61128284A (en) | 1984-11-27 | 1984-11-27 | Display unit |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0183246A2 true EP0183246A2 (en) | 1986-06-04 |
EP0183246A3 EP0183246A3 (en) | 1989-10-18 |
Family
ID=17181911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP85115061A Withdrawn EP0183246A3 (en) | 1984-11-27 | 1985-11-27 | Display system |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0183246A3 (en) |
JP (1) | JPS61128284A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0281054A2 (en) * | 1987-03-02 | 1988-09-07 | International Business Machines Corporation | Method and apparatus for displaying a pointer |
GB2243521A (en) * | 1990-04-11 | 1991-10-30 | Afe Displays Ltd | Image display system |
US5179656A (en) * | 1987-03-02 | 1993-01-12 | International Business Machines Corporation | Three dimensional directional pointer icon |
US5339094A (en) * | 1987-08-11 | 1994-08-16 | Murrell Nicholas J | VDU line marker |
EP0371064B1 (en) * | 1987-08-11 | 1995-04-12 | MURRELL, Nicholas John | Line marker for a visual display unit |
US5410331A (en) * | 1992-05-20 | 1995-04-25 | Carmex, Inc. | Process for generating and/or using a look-up table |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911419A (en) * | 1973-11-23 | 1975-10-07 | Xerox Corp | Controller for cursor positioning on a display medium |
US4259725A (en) * | 1979-03-01 | 1981-03-31 | General Electric Company | Cursor generator for use in computerized tomography and other image display systems |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6052437B2 (en) * | 1978-12-06 | 1985-11-19 | 松下電器産業株式会社 | character display device |
JPS569785A (en) * | 1979-07-06 | 1981-01-31 | Mitsubishi Electric Corp | Display device |
JPS56119187A (en) * | 1980-02-25 | 1981-09-18 | Mitsubishi Electric Corp | Crt display unit |
JPS58163992A (en) * | 1982-03-25 | 1983-09-28 | ソニー株式会社 | Crt display unit |
JPS59125783A (en) * | 1982-12-31 | 1984-07-20 | 富士通株式会社 | Display unit |
-
1984
- 1984-11-27 JP JP59248692A patent/JPS61128284A/en active Pending
-
1985
- 1985-11-27 EP EP85115061A patent/EP0183246A3/en not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911419A (en) * | 1973-11-23 | 1975-10-07 | Xerox Corp | Controller for cursor positioning on a display medium |
US4259725A (en) * | 1979-03-01 | 1981-03-31 | General Electric Company | Cursor generator for use in computerized tomography and other image display systems |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0281054A2 (en) * | 1987-03-02 | 1988-09-07 | International Business Machines Corporation | Method and apparatus for displaying a pointer |
EP0281054A3 (en) * | 1987-03-02 | 1989-10-25 | International Business Machines Corporation | Method and apparatus for displaying a pointer |
US5179656A (en) * | 1987-03-02 | 1993-01-12 | International Business Machines Corporation | Three dimensional directional pointer icon |
US5339094A (en) * | 1987-08-11 | 1994-08-16 | Murrell Nicholas J | VDU line marker |
EP0371064B1 (en) * | 1987-08-11 | 1995-04-12 | MURRELL, Nicholas John | Line marker for a visual display unit |
GB2243521A (en) * | 1990-04-11 | 1991-10-30 | Afe Displays Ltd | Image display system |
GB2243521B (en) * | 1990-04-11 | 1993-12-08 | Afe Displays Ltd | Image display system |
US5410331A (en) * | 1992-05-20 | 1995-04-25 | Carmex, Inc. | Process for generating and/or using a look-up table |
Also Published As
Publication number | Publication date |
---|---|
JPS61128284A (en) | 1986-06-16 |
EP0183246A3 (en) | 1989-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3936664A (en) | Method and apparatus for generating character patterns | |
US4736200A (en) | Graphic processing apparatus with clipping circuit | |
US4747042A (en) | Display control system | |
JPS62166391A (en) | Cursor controller | |
EP0658858B1 (en) | Graphics computer | |
EP0183246A2 (en) | Display system | |
JPS642955B2 (en) | ||
US5414524A (en) | Image rendering clip registers | |
EP0454065A2 (en) | Cursor generating apparatus | |
US5309560A (en) | Data selection device | |
JPS61128285A (en) | Display unit | |
US4703230A (en) | Raster operation circuit | |
US6002391A (en) | Display control device and a method for controlling display | |
EP0229986A2 (en) | Cursor circuit for a dual port memory | |
JPS61128286A (en) | Display unit | |
JPS6021087A (en) | Address generation circuit | |
JPS61172186A (en) | Display unit | |
KR940006808B1 (en) | Cusor generator | |
KR0160747B1 (en) | Address generating apparatus for screen enlargement | |
JP2605609B2 (en) | Dot display processing device | |
JPS6252671A (en) | Raster operation circuit | |
JPS6165372A (en) | Vector developing system | |
JPS63208175A (en) | Graphic processor | |
JPS6323191A (en) | Graphic display unit | |
JPH0337194B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19851127 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB NL |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB NL |
|
17Q | First examination report despatched |
Effective date: 19910429 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 19910910 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: ISHII, TAKATOSHI Inventor name: YAMASHITA, RYOZO |