EP0148564A3 - High resolution video graphics system - Google Patents

High resolution video graphics system Download PDF

Info

Publication number
EP0148564A3
EP0148564A3 EP84307409A EP84307409A EP0148564A3 EP 0148564 A3 EP0148564 A3 EP 0148564A3 EP 84307409 A EP84307409 A EP 84307409A EP 84307409 A EP84307409 A EP 84307409A EP 0148564 A3 EP0148564 A3 EP 0148564A3
Authority
EP
European Patent Office
Prior art keywords
video
high resolution
memory
addresses
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP84307409A
Other versions
EP0148564B1 (en
EP0148564A2 (en
Inventor
Paul Schreiber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandy Corp
Original Assignee
Tandy Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandy Corp filed Critical Tandy Corp
Priority to AT84307409T priority Critical patent/ATE75872T1/en
Publication of EP0148564A2 publication Critical patent/EP0148564A2/en
Publication of EP0148564A3 publication Critical patent/EP0148564A3/en
Application granted granted Critical
Publication of EP0148564B1 publication Critical patent/EP0148564B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A high resolution video graphics system for use with a processor and characterized by improved memory expandability particularly in connection with color display. The high resolution video graphics system includes a video memory which is preferably comprised of a plurality of video memory planes and video counter means for providing display timing. There are basically four buses that are used with the system including a control bus, a read bus, a write bus, and an address bus. A multiplexer means is provided for receiving either video counter addresses or direct addresses from the processor. There is associated with the video memory means for converting to serial output data which the preferred embodiment includes a series of shift registers corresponding to the number of separate memory planes employed. In the preferred embodiment the system has three memory planes, each of 16K by 16 capacity. The shift register output is coupled to a high speed static palette RAM with the shift register outputs being the addresses thereto. The data outputs of the palette RAM couple to guns on a color monitor or to the back plane in connection with black and white graphics.
EP84307409A 1983-11-29 1984-10-26 High resolution video graphics system Expired - Lifetime EP0148564B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT84307409T ATE75872T1 (en) 1983-11-29 1984-10-26 HIGH RESOLUTION GRAPHIC VIDEO DISPLAY SYSTEM.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55617883A 1983-11-29 1983-11-29
US556178 1983-11-29

Publications (3)

Publication Number Publication Date
EP0148564A2 EP0148564A2 (en) 1985-07-17
EP0148564A3 true EP0148564A3 (en) 1988-02-10
EP0148564B1 EP0148564B1 (en) 1992-05-06

Family

ID=24220224

Family Applications (1)

Application Number Title Priority Date Filing Date
EP84307409A Expired - Lifetime EP0148564B1 (en) 1983-11-29 1984-10-26 High resolution video graphics system

Country Status (5)

Country Link
EP (1) EP0148564B1 (en)
AT (1) ATE75872T1 (en)
AU (1) AU3475184A (en)
CA (1) CA1237207A (en)
DE (1) DE3485705D1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4771275A (en) * 1983-11-16 1988-09-13 Eugene Sanders Method and apparatus for assigning color values to bit map memory display locations
JP2526857B2 (en) * 1984-12-27 1996-08-21 ソニー株式会社 Image signal conversion method
EP0221926B1 (en) * 1985-04-12 1991-10-23 Ampex Corporation A recirculating special effects video framestore
US4783652A (en) * 1986-08-25 1988-11-08 International Business Machines Corporation Raster display controller with variable spatial resolution and pixel data depth
AU602213B2 (en) * 1987-05-28 1990-10-04 Digital Equipment Corporation Computer work station including video update arrangement
US4851826A (en) * 1987-05-29 1989-07-25 Commodore Business Machines, Inc. Computer video demultiplexer
US5091721A (en) * 1988-12-22 1992-02-25 Hughes Aircraft Company Acoustic display generator

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016544A (en) * 1974-06-20 1977-04-05 Tokyo Broadcasting System Inc. Memory write-in control system for color graphic display
US4150364A (en) * 1976-11-29 1979-04-17 Rca Corporation Parallel access memory system
FR2463555A1 (en) * 1979-08-14 1981-02-20 Option Sa Digital graphic information display using telephone line - uses memory storing full TV screen image with access inhibited during sweep portion to enable display
GB2073997A (en) * 1980-04-11 1981-10-21 Ampex Computer graphics system
GB2090506A (en) * 1980-11-12 1982-07-07 British Broadcasting Corp Video colour graphics apparatus
US4342029A (en) * 1979-01-31 1982-07-27 Grumman Aerospace Corporation Color graphics display terminal
GB2112256A (en) * 1981-11-18 1983-07-13 Texas Instruments Ltd Memory apparatus
EP0085480A2 (en) * 1982-01-13 1983-08-10 Europel Systems (Electronics) Ltd. Improvements in or relating to video display systems
EP0105724A2 (en) * 1982-09-29 1984-04-18 Fanuc Ltd. Data write arrangement for color graphic display unit

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016544A (en) * 1974-06-20 1977-04-05 Tokyo Broadcasting System Inc. Memory write-in control system for color graphic display
US4150364A (en) * 1976-11-29 1979-04-17 Rca Corporation Parallel access memory system
US4342029A (en) * 1979-01-31 1982-07-27 Grumman Aerospace Corporation Color graphics display terminal
FR2463555A1 (en) * 1979-08-14 1981-02-20 Option Sa Digital graphic information display using telephone line - uses memory storing full TV screen image with access inhibited during sweep portion to enable display
GB2073997A (en) * 1980-04-11 1981-10-21 Ampex Computer graphics system
GB2090506A (en) * 1980-11-12 1982-07-07 British Broadcasting Corp Video colour graphics apparatus
GB2112256A (en) * 1981-11-18 1983-07-13 Texas Instruments Ltd Memory apparatus
EP0085480A2 (en) * 1982-01-13 1983-08-10 Europel Systems (Electronics) Ltd. Improvements in or relating to video display systems
EP0105724A2 (en) * 1982-09-29 1984-04-18 Fanuc Ltd. Data write arrangement for color graphic display unit

Also Published As

Publication number Publication date
CA1237207A (en) 1988-05-24
EP0148564B1 (en) 1992-05-06
ATE75872T1 (en) 1992-05-15
EP0148564A2 (en) 1985-07-17
DE3485705D1 (en) 1992-06-11
AU3475184A (en) 1985-06-06

Similar Documents

Publication Publication Date Title
EP0369993A3 (en) Video display system
US4845663A (en) Image processor with free flow pipeline bus
KR940008488A (en) Memory with parallel structure
EP0148564A3 (en) High resolution video graphics system
WO1995012164A3 (en) Frame buffer system designed for windowing operations
EP0134968B1 (en) Memory access system in a computer accommodating an add-on memory
JPS55127656A (en) Picture memory unit
CA2055724A1 (en) Mosaic picture display apparatus and external storage unit used therefor
GB2203318A (en) Data processing system with memory control function based on CPU state detection
JPS55121574A (en) Memory controller
EP0264603B1 (en) Raster scan digital display system
JPS6464073A (en) Image memory
JPS55103636A (en) Display unit
US4901062A (en) Raster scan digital display system
JPS6490666A (en) Data conversion system
SU1608639A1 (en) Device for display of data on crt screen
SU911601A1 (en) Device for displaying information on crt screen
SU951379A1 (en) Data display device
SU1718265A1 (en) Color data crt display
EP0318600A4 (en) Signal output device
KR940023195A (en) Image Processing Memory Circuit of Multivision System
JPS6446793A (en) Display control system
EP0024720A3 (en) Circuitry for processing data in a data processing system consisting of a central processor, a main memory and an interposed buffer memory
JPS57141747A (en) Output control system for display screen
JPS54137931A (en) Picture display unit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

17P Request for examination filed

Effective date: 19880809

17Q First examination report despatched

Effective date: 19891024

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19920506

Ref country code: NL

Effective date: 19920506

Ref country code: LI

Effective date: 19920506

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 19920506

Ref country code: FR

Effective date: 19920506

Ref country code: CH

Effective date: 19920506

Ref country code: BE

Effective date: 19920506

Ref country code: AT

Effective date: 19920506

REF Corresponds to:

Ref document number: 75872

Country of ref document: AT

Date of ref document: 19920515

Kind code of ref document: T

REF Corresponds to:

Ref document number: 3485705

Country of ref document: DE

Date of ref document: 19920611

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

EN Fr: translation not filed
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19921031

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19981002

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19981015

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19991026

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19991026

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000801