EP0129017A2 - Method and apparatus for modeling systems of complex circuits - Google Patents
Method and apparatus for modeling systems of complex circuits Download PDFInfo
- Publication number
- EP0129017A2 EP0129017A2 EP84104364A EP84104364A EP0129017A2 EP 0129017 A2 EP0129017 A2 EP 0129017A2 EP 84104364 A EP84104364 A EP 84104364A EP 84104364 A EP84104364 A EP 84104364A EP 0129017 A2 EP0129017 A2 EP 0129017A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- sequence
- reference element
- input
- patterns
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Definitions
- This invention relates to modeling of operation of complex large scale integration (LSI) or very large scale integration (VLSI) devices for use in development and testing of complex circuitry and systems. More specifically, the invention relates to logic simulation and testing of complex digital circuitry and systems including those capable of executing instructions under program control in which performance characteristics of LSI or VLSI devices must also be accurately simulated.
- LSI complex large scale integration
- VLSI very large scale integration
- a logic-simulation model of a device is a diagnostic tool which accurately mimics logical and timing behavior of a device in normal operation. The purpose of such a model is to verify both logic and timing of an operational digital system containing the device.
- internal operation and internal structure need not be similar to that of the actual device being simulated. The only prerequisite is that the operation as externally observed be similar to the actual device being modeled.
- logic-simulation models have been implemented with software.
- Software logic-simulation models have been of two types, namely, structural models and behavioral models.
- a structural model mimics actual internal logical structure of a device from which observable functional behavior follows.
- a behavioral model merely mimics external logical and timing behavior.
- software simulation models are characteristically slow because of the amount of computation required to simulate device functions. Typically, the amount of computation required to simulate external components is negligible compared with the amount of computation required to simulate the complex device itself. In fact, software simulation models are frequently too slow to be of practical utility.
- ICE In-Circuit Emulator
- Intel Corporation of Santa Clara, California.
- the In-Circuit Emulator provides means for cycling microprocessor devices and for stopping at well-defined points during operation, such as during a drive idle state. Consequently, there is no capability of or suggestion for resetting the device during normal operation of the system.
- a simulation model which comprises a combination of the physical device to be modeled and means for controlling the physical device at normal operating speeds so as to avoid loss of data or of accumulated functions.
- the physical device to be modeled is connected through a micro-system simulation means which can accept any of a wide variety of external devices and which includes the logic circuitry and control means necessary to allow the physical device to be simulated and the resulting behavior observed under external control. Data and logic state patterns are preserved by effective control of the starting, stopping, cycling and resetting of the physical device.
- a known good physical sample of the device being modeled for example a dynamic digital circuit, such as a microprocessor circuit is employed in connection to a digital system to be tested, the system including other digital circuits to be tested in the environment of the system.
- the physical sample herein called the reference element
- the reference element is coupled through a device herein designated as a personality module to a device herein designated a simulation jig.
- the purpose of the personality module is to provide the electrical and physical configurations for interfacing the specific reference element with the simulation jig.
- the simulation jig is coupled to a computer controlled system herein designated a logic-simulator thereby to provide appropriate input signals and to sample the resulting output signal in such a way that the user need not be aware that the reference element is either a software or a hardware model.
- a user of a simulation library may mix devices having software models with devices having physical models without concern about type.
- a sequence of input patterns is precomputed and stored in a fast memory.
- An input pattern is the parallel pattern of bits presented at a timed interval (clock edge) to the reference element. Thereafter, the sequence is played back to the reference element.
- the output values of the reference element are sampled.
- the logic-simulator according to the invention may compute, off-line, the next input pattern, store this computed input pattern at the end of the sequence of input patterns previously stored, reset the reference element, either by activating a reset signal line or by applying a reset pattern sequence to the reference element, and then repeat the sequence of input patterns such that the next operational sequence produces one additional input pattern.
- the logic-simulator according to the invention therefore iteratively advances the state of the reference element by starting each sequence of iteration from a reference state herein designated the reset state.
- the use of the reset signal or reset pattern sequence is an important advancement because it allows the timing requirements of the reference element to be met without requiring the reference element to stop at every clock cycle to permit the logic-simulator to compute responses at a convenient non-real-time rate.
- the simulation model according to the invention thereby permits non-real-time simulation of systems, which is important to allow the use of software models for other devices in the digital system, while preserving the real-time characteristics of selected hardware reference elements of the system and it does so without having to generate a complex mathematical model of each element of the system under development or under test.
- a simulation system 10 as might be configured in a general purpose digital computer having a general purpose central processing unit (CPU) 18 coupled to a main bus 16.
- the simulation system further may include a memory means 20 and input/output means (I/O) 22 coupled to the main bus 16.
- I/O input/output means
- a control terminal 24 and mass memory 26 are coupled through the I/O 22 to the main bus 16.
- a first simulation jig (DSJ l ) 12 and/or a second simulation jig (DSJ 2 ) 14 may be coupled to the main bus 16.
- the functions of the simulation jigs 12 and 14 are explained in connection with Figure 3.
- FIG. 2 there is shown schematically how the software of the simulation system 10 may be organized in a memory map 28 of the memory 20.
- Memory space is set aside for a computer system control program 30 in a first memory address space of memory 20.
- a system simulation program 32 is stored as object code in a second address space.
- the simulation jig descriptors are stored elsewhere, for example, in memory address spaces 36 and 38.
- a simulator database containing working data values for the system simulation program is stored on-line in memory address space 40.
- Memory address space 40 is also used to store data as required by the simulation program from the mass memory 26.
- a simulation jig 12 operative to present input patterns through an input pattern register 52 to a device herein known as a reference element 42, as shown in Figure 3.
- a reference element 42 a device herein known as a reference element 42
- One or more clock signals having preselectable shape, clock rate and relative phase relationship may be presented by a clock 56 via clock lines 57, 59 and 61 to a personality module 46, the input pattern register 52 and the output register 64.
- the personality module 46 is a customized interface device which provides signal level matching and a suitable socket for a general purpose simulation jig 12.
- the simulation jig 12 is operative to present a set of input signals to the reference element 42 synchronous with the clock 56, which input signals represent values stored in an input pattern memory 50 containing the full set of defined input signal patterns in logical sequence.
- the input pattern memory 50 may be a serial or random access memory device with control lines and ports appropriate to the type of memory element selected.
- the input pattern register 52 of the simulation jig 12 is operative to present each set of defined input values to the reference element 42 via coupling 63.
- the reference element 42 is operative to produce output signals as if it were operating in a real-time environment in response to the defined input signal pattern. However, the output signals are ignored by the data recovery element, namely the output register 64, until all available input patterns in a sequence have been presented to the reference element 42. After the last input pattern has been presented to the reference element 42, clocking stops. An interval follows which is greater than the maximum specified delay of any output of the reference element 42. Thereupon, the output values are sampled and stored in the output register 64.
- the simulator system 10 ( Figure 1), to which the simulation jig 12 is coupled via bus buffers and control 15 and main bus 16, examines the state of each output of the reference element 42. The states are evidenced by the values in the output register 64. The simulator system 10 then schedules the simulated outputs in the simulator data base 40 to change at specific delay times after the corresponding input transition.
- the specified delay time for each output is a function of the identity of the output which changes and the identity of the input which causes the change. It can be set to any time value between the minimum and the maximum delay as specified by the manufacturer and is a parameter which is specified in the definition of the device corresponding to the reference element 42. (Experience suggests that the maximum delay time be chosen in order to reveal the most timing errors in a design under development.)
- the simulator system 10 having set up a schedule for simulated output signals from the reference element 42, proceeds to advance the state of the simulator data base 40 by computing other necessary values and advancing simulated time until the occurrence of the next simulated clock edge.
- the simulation system 10 then records the instantaneous values of the simulated input signals which are defined for the reference element 42 and stores them in the next location in the input pattern memory 50.
- the simulation system then generates a reset pattern sequence or a reset signal which is conveyed to the reference element 42 via one or more of the lines of coupling 63 and prepares the reference element 42 to repeat the process of cycling through all patterns.
- the entire set of defined input signal patterns including the newly computed pattern, is presented in sequence to the reference element 42 through the personality module 46 within the predefined time tolerance for the input signals. This process is repeated until all operations of a simulation have been executed and all defined patterns of a sequence applied to the reference element 42 have been executed at the input pattern clock rate, the number of steps in the defined pattern being incremented by generally one clock cycle with each advance in the clock of the simulation system 10.
- Devices according to the invention are generally limited to simulating only a finite number of cycles occurring within a finite amount of time following reset of the reference element 42.
- This limitation is due to the fact that the input pattern memory 50 has by definition only a finite capacity. The number of cycles simulated is thus a function of the size of the memory 50 associated with the simulation jig 12.
- techniques may be used for extending simulation indefinitely.
- One such technique involves looping on a single input pattern (e.g., an idle pattern) while the input pattern memory 50 is reloaded with additional patterns.
- the clock rate associated with the reference element 42 may be selected to be anything convenient within specifications which preserve the logical behavior of the reference element 42.
- the actual clock rate in the simulation jig 12 may, therefore, be set to a value dependent on the access time of the input pattern memory 50 or any other constraints of the simulation jig 12.
- the simulation clock rate that is, the clock rate associated with the system simulation, may differ from the clock rate for the reference element 42.
- terminals intended to be connected to three-state buses may be driven both through the input-pattern register 52 and through the reference element 42 itself. These terminals may also be sampled by the output register 64.
- the input pattern memory 50 may have within it bits indicating high-impedance. If the simulated network coupled to the reference element 42 is not driving a specified reference element terminal, then the control of the simulation jig 12 may set the corresponding input pattern bit to indicate high-impedance. In a similar fashion, the simulation jig 12 may employ circuitry for sensing fully, that is, at all times or at all clock edges, the state of each input/output terminal of the reference element 42. A high-impedance decoder 60 between the personality module 46 and the output register 64 may serve these purposes.
- input patterns may be repetitive.
- means may be provided for storing a repeated input pattern only once and for storing a number of repetitions and instructing the system to execute the input pattern the registered number of repetitions or even indefinitely.
- the end of an input pattern sequence may be indicated by a stop bit as part of each input pattern.
- the stop bit is readable only by the system controlling the simulation.
- the simulation jig 12 may be rendered operative for a particular personality module 46 by presenting to it a digital instruction to present a sequence of defined input patterns beginning with an indicated starting address in the input-pattern memory 50 and then ending with the first set pattern in which it finds the stop bit set.
- a single simulation jig 12 may provide means for accommodating one, two or even more personality modules to handle a plurality of reference elements in a time-shared manner.
- this structure may take the form of a second input pattern register 54 coupled to receive defined input patterns from the input pattern memory 50 and to supply defined input patterns to a second reference element 44 on a second personality module 48.
- a second high-impedance decoder 62 may interface the second personality module 48 to a second output register 66 which in turn is coupled to the bus buffers and control 15 of the simulation system 10.
- the simulation system 10 could be provided with means for coupling to a plurality of simulation jigs 12, 14 to a main bus.
- Simulation jigs 12, 14 could be provided as a library of complex devices functionally mounted in a backplane arrangement, for example, in a backplane arrangement according to the Intel Multibus interface standard with several reference elements disposed upon each Multibus board.
- the simulation system can be configured as a highly developed machine capable of producing useful information for a user in debugging hardware design and software design.
- Peripheral devices can be coupled to the simulation system to generate graphics and timing diagrams, and the simulation system can be instrumented in accordance with the needs of the user.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
Description
- This invention relates to modeling of operation of complex large scale integration (LSI) or very large scale integration (VLSI) devices for use in development and testing of complex circuitry and systems. More specifically, the invention relates to logic simulation and testing of complex digital circuitry and systems including those capable of executing instructions under program control in which performance characteristics of LSI or VLSI devices must also be accurately simulated.
- A logic-simulation model of a device is a diagnostic tool which accurately mimics logical and timing behavior of a device in normal operation. The purpose of such a model is to verify both logic and timing of an operational digital system containing the device. In a logic-simulation model, internal operation and internal structure need not be similar to that of the actual device being simulated. The only prerequisite is that the operation as externally observed be similar to the actual device being modeled.
- Conventional logic-simulation models have been implemented with software. Software logic-simulation models have been of two types, namely, structural models and behavioral models. A structural model mimics actual internal logical structure of a device from which observable functional behavior follows. A behavioral model merely mimics external logical and timing behavior.
- Software models of complex devices have numerous disadvantages. First, they are relatively costly and time consuming to develop. Also, to design an accurate model, specifications of the device must be gathered and thoroughly understood. This has been a serious limitation because manufacturers of devices are generally reluctant to disclose such details. Moreover, the specifications required for modeling a device are typically much more detailed than those relevant to a typical user of the device.
- Furthermore, software simulation models are characteristically slow because of the amount of computation required to simulate device functions. Typically, the amount of computation required to simulate external components is negligible compared with the amount of computation required to simulate the complex device itself. In fact, software simulation models are frequently too slow to be of practical utility.
- Heretofore, there have been few tools available to simulate the operation of a dynamic digital device in real-time using a physical device. Some diagnostic tools are known, as for example an In-Circuit Emulator (ICE) from Intel Corporation of Santa Clara, California. The In-Circuit Emulator provides means for cycling microprocessor devices and for stopping at well-defined points during operation, such as during a drive idle state. Consequently, there is no capability of or suggestion for resetting the device during normal operation of the system.
- As complex devices become more dense, the problems of simulation, including development cost, model accuracy, and the requirements to simulate at high speed can be expected to become acute. What is therefore needed is a diagnostic tool for simulating operation of complex digital devices, in particular dynamic digital devices, for use in developing and testing larger systems, which requires only minimal relevant information and which enables a system under development or test to be simulated using a known good device.
- According to the invention, a simulation model is provided which comprises a combination of the physical device to be modeled and means for controlling the physical device at normal operating speeds so as to avoid loss of data or of accumulated functions. Specifically, the physical device to be modeled is connected through a micro-system simulation means which can accept any of a wide variety of external devices and which includes the logic circuitry and control means necessary to allow the physical device to be simulated and the resulting behavior observed under external control. Data and logic state patterns are preserved by effective control of the starting, stopping, cycling and resetting of the physical device.
- In a specific embodiment, a known good physical sample of the device being modeled, for example a dynamic digital circuit, such as a microprocessor circuit is employed in connection to a digital system to be tested, the system including other digital circuits to be tested in the environment of the system. the physical sample, herein called the reference element, is coupled through a device herein designated as a personality module to a device herein designated a simulation jig. The purpose of the personality module is to provide the electrical and physical configurations for interfacing the specific reference element with the simulation jig. The simulation jig is coupled to a computer controlled system herein designated a logic-simulator thereby to provide appropriate input signals and to sample the resulting output signal in such a way that the user need not be aware that the reference element is either a software or a hardware model. In fact, a user of a simulation library may mix devices having software models with devices having physical models without concern about type.
- In a specific implementation of the invention, a sequence of input patterns is precomputed and stored in a fast memory. An input pattern is the parallel pattern of bits presented at a timed interval (clock edge) to the reference element. Thereafter, the sequence is played back to the reference element. At the end of the sequence of input patterns, the output values of the reference element are sampled. Employing the resultant output values, the logic-simulator according to the invention may compute, off-line, the next input pattern, store this computed input pattern at the end of the sequence of input patterns previously stored, reset the reference element, either by activating a reset signal line or by applying a reset pattern sequence to the reference element, and then repeat the sequence of input patterns such that the next operational sequence produces one additional input pattern.
- The logic-simulator according to the invention therefore iteratively advances the state of the reference element by starting each sequence of iteration from a reference state herein designated the reset state.
- The use of the reset signal or reset pattern sequence is an important advancement because it allows the timing requirements of the reference element to be met without requiring the reference element to stop at every clock cycle to permit the logic-simulator to compute responses at a convenient non-real-time rate.
- The simulation model according to the invention thereby permits non-real-time simulation of systems, which is important to allow the use of software models for other devices in the digital system, while preserving the real-time characteristics of selected hardware reference elements of the system and it does so without having to generate a complex mathematical model of each element of the system under development or under test.
- The invention will be better understood by reference to the following detailed description taken in connection with the accompanying drawings.
-
- Figure 1 is a block diagram of a simulation system with simulation modeling apparatus according to the invention.
- Figure 2 is a representation of a memory map of a computer controlled simulation system.
- Figure 3 is a block diagram of a micro-system simulation jig operative according to the invention.
- In order to better understand the invention, it is helpful to consider operation of a typical embodiment.
- Referring to Figure 1, there is shown a
simulation system 10 as might be configured in a general purpose digital computer having a general purpose central processing unit (CPU) 18 coupled to amain bus 16. The simulation system further may include a memory means 20 and input/output means (I/O) 22 coupled to themain bus 16. Acontrol terminal 24 andmass memory 26 are coupled through the I/O 22 to themain bus 16. Whereas a completely software-based simulation requires no other hardware, in the present invention a first simulation jig (DSJl) 12 and/or a second simulation jig (DSJ2) 14 may be coupled to themain bus 16. The functions of thesimulation jigs - Referring to Figure 2, there is shown schematically how the software of the
simulation system 10 may be organized in amemory map 28 of the memory 20. Memory space is set aside for a computersystem control program 30 in a first memory address space of memory 20. Asystem simulation program 32 is stored as object code in a second address space. Also stored in memory 20 arepointers 34 todescriptors simulation jigs memory address spaces memory address space 40.Memory address space 40 is also used to store data as required by the simulation program from themass memory 26. - Consider operation of a
simulation jig 12 operative to present input patterns through aninput pattern register 52 to a device herein known as areference element 42, as shown in Figure 3. (Most control signal lines have not been shown to avoid unnecessary complexity. Implementation of control functions is within the skill of the original designer from the present description.) One or more clock signals having preselectable shape, clock rate and relative phase relationship may be presented by aclock 56 viaclock lines personality module 46, theinput pattern register 52 and theoutput register 64. Thepersonality module 46 is a customized interface device which provides signal level matching and a suitable socket for a generalpurpose simulation jig 12. Thesimulation jig 12 is operative to present a set of input signals to thereference element 42 synchronous with theclock 56, which input signals represent values stored in aninput pattern memory 50 containing the full set of defined input signal patterns in logical sequence. Theinput pattern memory 50 may be a serial or random access memory device with control lines and ports appropriate to the type of memory element selected. - At a fixed time before each clock edge, the input pattern register 52 of the
simulation jig 12 is operative to present each set of defined input values to thereference element 42 viacoupling 63. Thereference element 42 is operative to produce output signals as if it were operating in a real-time environment in response to the defined input signal pattern. However, the output signals are ignored by the data recovery element, namely theoutput register 64, until all available input patterns in a sequence have been presented to thereference element 42. After the last input pattern has been presented to thereference element 42, clocking stops. An interval follows which is greater than the maximum specified delay of any output of thereference element 42. Thereupon, the output values are sampled and stored in theoutput register 64. Thereafter, the simulator system 10 (Figure 1), to which thesimulation jig 12 is coupled via bus buffers andcontrol 15 andmain bus 16, examines the state of each output of thereference element 42. The states are evidenced by the values in theoutput register 64. Thesimulator system 10 then schedules the simulated outputs in thesimulator data base 40 to change at specific delay times after the corresponding input transition. The specified delay time for each output is a function of the identity of the output which changes and the identity of the input which causes the change. It can be set to any time value between the minimum and the maximum delay as specified by the manufacturer and is a parameter which is specified in the definition of the device corresponding to thereference element 42. (Experience suggests that the maximum delay time be chosen in order to reveal the most timing errors in a design under development.) - According to the invention, the
simulator system 10, having set up a schedule for simulated output signals from thereference element 42, proceeds to advance the state of thesimulator data base 40 by computing other necessary values and advancing simulated time until the occurrence of the next simulated clock edge. Thesimulation system 10 then records the instantaneous values of the simulated input signals which are defined for thereference element 42 and stores them in the next location in theinput pattern memory 50. The simulation system then generates a reset pattern sequence or a reset signal which is conveyed to thereference element 42 via one or more of the lines ofcoupling 63 and prepares thereference element 42 to repeat the process of cycling through all patterns. Thereafter, the entire set of defined input signal patterns, including the newly computed pattern, is presented in sequence to thereference element 42 through thepersonality module 46 within the predefined time tolerance for the input signals. This process is repeated until all operations of a simulation have been executed and all defined patterns of a sequence applied to thereference element 42 have been executed at the input pattern clock rate, the number of steps in the defined pattern being incremented by generally one clock cycle with each advance in the clock of thesimulation system 10. - Devices according to the invention are generally limited to simulating only a finite number of cycles occurring within a finite amount of time following reset of the
reference element 42. This limitation is due to the fact that theinput pattern memory 50 has by definition only a finite capacity. The number of cycles simulated is thus a function of the size of thememory 50 associated with thesimulation jig 12. Nevertheless, techniques may be used for extending simulation indefinitely. One such technique involves looping on a single input pattern (e.g., an idle pattern) while theinput pattern memory 50 is reloaded with additional patterns. - Many adaptations of the basic invention will be apparent to those of ordinary skill in this art. For example, it should be understood that the clock rate associated with the
reference element 42 may be selected to be anything convenient within specifications which preserve the logical behavior of thereference element 42. The actual clock rate in thesimulation jig 12, may, therefore, be set to a value dependent on the access time of theinput pattern memory 50 or any other constraints of thesimulation jig 12. Moreover, the simulation clock rate, that is, the clock rate associated with the system simulation, may differ from the clock rate for thereference element 42. - Many complex integrated circuit devices have terminals intended to be connected to three-state buses. In the present invention, such terminals may be driven both through the input-
pattern register 52 and through thereference element 42 itself. These terminals may also be sampled by theoutput register 64. - Driver conflicts may arise in certain instances. In order to avoid driver conflicts, the
input pattern memory 50 may have within it bits indicating high-impedance. If the simulated network coupled to thereference element 42 is not driving a specified reference element terminal, then the control of thesimulation jig 12 may set the corresponding input pattern bit to indicate high-impedance. In a similar fashion, thesimulation jig 12 may employ circuitry for sensing fully, that is, at all times or at all clock edges, the state of each input/output terminal of thereference element 42. A high-impedance decoder 60 between thepersonality module 46 and theoutput register 64 may serve these purposes. - The characteristics of certain devices employed as reference elements allow the reduction in the amount of storage required for input patterns. For example, input patterns may be repetitive. For this purpose, means may be provided for storing a repeated input pattern only once and for storing a number of repetitions and instructing the system to execute the input pattern the registered number of repetitions or even indefinitely.
- The end of an input pattern sequence may be indicated by a stop bit as part of each input pattern. The stop bit is readable only by the system controlling the simulation. For example, the
simulation jig 12 may be rendered operative for aparticular personality module 46 by presenting to it a digital instruction to present a sequence of defined input patterns beginning with an indicated starting address in the input-pattern memory 50 and then ending with the first set pattern in which it finds the stop bit set. - Other adaptations of the simulation system are apparent. For example, a
single simulation jig 12 may provide means for accommodating one, two or even more personality modules to handle a plurality of reference elements in a time-shared manner. As shown in Figure 3, this structure may take the form of a second input pattern register 54 coupled to receive defined input patterns from theinput pattern memory 50 and to supply defined input patterns to asecond reference element 44 on asecond personality module 48. A second high-impedance decoder 62 may interface thesecond personality module 48 to asecond output register 66 which in turn is coupled to the bus buffers andcontrol 15 of thesimulation system 10. In addition, thesimulation system 10 could be provided with means for coupling to a plurality of simulation jigs 12, 14 to a main bus. Simulation jigs 12, 14 could be provided as a library of complex devices functionally mounted in a backplane arrangement, for example, in a backplane arrangement according to the Intel Multibus interface standard with several reference elements disposed upon each Multibus board. - The invention has now been explained with reference to specific embodiments. Other embodiments will be apparent to those of ordinary skill in the art. For example, the simulation system can be configured as a highly developed machine capable of producing useful information for a user in debugging hardware design and software design. Peripheral devices can be coupled to the simulation system to generate graphics and timing diagrams, and the simulation system can be instrumented in accordance with the needs of the user. Having thus explained the invention, it is not intended that the invention be limited as except as indicated by the appended claims.
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/492,985 US4590581A (en) | 1983-05-09 | 1983-05-09 | Method and apparatus for modeling systems of complex circuits |
US492985 | 1995-06-21 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0129017A2 true EP0129017A2 (en) | 1984-12-27 |
EP0129017A3 EP0129017A3 (en) | 1986-08-06 |
EP0129017B1 EP0129017B1 (en) | 1989-07-26 |
Family
ID=23958425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP84104364A Expired EP0129017B1 (en) | 1983-05-09 | 1984-04-17 | Method and apparatus for modeling systems of complex circuits |
Country Status (5)
Country | Link |
---|---|
US (1) | US4590581A (en) |
EP (1) | EP0129017B1 (en) |
JP (1) | JPS6063644A (en) |
CA (1) | CA1215468A (en) |
DE (1) | DE3479169D1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2164768A (en) * | 1984-09-17 | 1986-03-26 | Daisy Systems Corp | Physical modelling device for use with computer-aided design |
WO1986005298A1 (en) | 1985-03-01 | 1986-09-12 | Mentor Graphics Corporation | Hardware modeling system and method for simulating portions of electrical circuits |
GB2187004A (en) * | 1986-02-20 | 1987-08-26 | Stc Plc | Modular vision system |
US4744084A (en) * | 1986-02-27 | 1988-05-10 | Mentor Graphics Corporation | Hardware modeling system and method for simulating portions of electrical circuits |
DE4039407A1 (en) * | 1990-12-10 | 1992-06-11 | Siemens Ag | Modelling of digital elements within simulation process - is based around shift register chain for simulating performance of system |
Families Citing this family (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8309692D0 (en) * | 1983-04-09 | 1983-05-11 | Int Computers Ltd | Verifying design of digital electronic systems |
US4638427A (en) * | 1984-04-16 | 1987-01-20 | International Business Machines Corporation | Performance evaluation for an asymmetric multiprocessor system |
FR2567273B1 (en) * | 1984-07-03 | 1986-11-14 | Commissariat Energie Atomique | DEVICE FOR SIMULATING THE FAILURE OR THE PROPER FUNCTIONING OF A LOGIC SYSTEM |
JPS61102569A (en) * | 1984-10-26 | 1986-05-21 | Hitachi Ltd | Fast logical simultation device |
JPH0760169B2 (en) * | 1984-11-02 | 1995-06-28 | 三洋電機株式会社 | Logic circuit simulation method and simulator |
US4763288A (en) * | 1985-12-31 | 1988-08-09 | Schlumberger Systems & Services, Inc. | System for simulating electronic digital circuits |
US4937770A (en) * | 1986-02-07 | 1990-06-26 | Teradyne, Inc. | Simulation system |
JPS62251843A (en) * | 1986-04-25 | 1987-11-02 | Hitachi Ltd | Logical simulation method and its apparatus |
US4815016A (en) * | 1986-07-24 | 1989-03-21 | Unisys Corp. | High speed logical circuit simulator |
US4766595A (en) * | 1986-11-26 | 1988-08-23 | Allied-Signal Inc. | Fault diagnostic system incorporating behavior models |
JPS63145549A (en) * | 1986-12-09 | 1988-06-17 | Hitachi Ltd | Simulation method for logic circuit |
US4791578A (en) * | 1986-12-30 | 1988-12-13 | Eta Systems, Inc. | Logic gate system design |
US4817011A (en) * | 1987-01-20 | 1989-03-28 | Honeywell, Inc. | Automated modeling method for tuning transformers |
US4837455A (en) * | 1987-05-20 | 1989-06-06 | Sleator Michael G | Interrupt controlled switching device |
US4901259A (en) * | 1988-08-15 | 1990-02-13 | Lsi Logic Corporation | Asic emulator |
US5572708A (en) * | 1989-02-28 | 1996-11-05 | Nec Corporation | Hardware simulator capable of dealing with a description of a functional level |
US5253181A (en) * | 1989-04-27 | 1993-10-12 | Kawasaki Steel Corporation | Programmable one-board computer, and methods of verification of logic circuit and alteration to actual circuit using the programmable one-board computer |
US5353243A (en) * | 1989-05-31 | 1994-10-04 | Synopsys Inc. | Hardware modeling system and method of use |
US5369593A (en) * | 1989-05-31 | 1994-11-29 | Synopsys Inc. | System for and method of connecting a hardware modeling element to a hardware modeling system |
DE69032640D1 (en) * | 1989-09-05 | 1998-10-15 | Lsi Logic Corp | Logic compiler for designing circuit models |
JPH03158779A (en) * | 1989-11-15 | 1991-07-08 | Nec Corp | Formation system for lsi test pattern |
JPH04227575A (en) * | 1990-06-25 | 1992-08-17 | Mitsubishi Electric Corp | Logic circuit simulation method |
US5193068A (en) * | 1990-10-01 | 1993-03-09 | Northern Telecom Limited | Method of inducing off-circuit behavior in a physical model |
US5345579A (en) * | 1990-10-01 | 1994-09-06 | Hewlett-Packard Company | Approximate MVA solution system and method for user classes with a known throughput rate |
US5717928A (en) * | 1990-11-07 | 1998-02-10 | Matra Hachette Sa | System and a method for obtaining a mask programmable device using a logic description and a field programmable device implementing the logic description |
US5235530A (en) * | 1990-11-15 | 1993-08-10 | Racal-Redac, Inc. | Active cartridge display for hardware modeler |
US5265028A (en) * | 1990-12-21 | 1993-11-23 | Texas Instruments Incorporated | Optimization system |
EP0508619A2 (en) * | 1991-04-11 | 1992-10-14 | Hewlett-Packard Company | Bi-directional socket stimulus interface for a logic simulator |
US5566097A (en) * | 1993-03-05 | 1996-10-15 | International Business Machines Corporation | System for optimal electronic debugging and verification employing scheduled cutover of alternative logic simulations |
US5574892A (en) * | 1993-06-30 | 1996-11-12 | Intel Corporation | Use of between-instruction breaks to implement complex in-circuit emulation features |
JP3176482B2 (en) * | 1993-07-07 | 2001-06-18 | 富士通株式会社 | Logic simulation equipment |
TW421761B (en) * | 1994-04-12 | 2001-02-11 | Yokogawa Electric Corp | Verification support system |
US5546562A (en) * | 1995-02-28 | 1996-08-13 | Patel; Chandresh | Method and apparatus to emulate VLSI circuits within a logic simulator |
US5673295A (en) * | 1995-04-13 | 1997-09-30 | Synopsis, Incorporated | Method and apparatus for generating and synchronizing a plurality of digital signals |
US5748878A (en) * | 1995-09-11 | 1998-05-05 | Applied Microsystems, Inc. | Method and apparatus for analyzing software executed in embedded systems |
US5793218A (en) * | 1995-12-15 | 1998-08-11 | Lear Astronics Corporation | Generic interface test adapter |
US5790830A (en) * | 1995-12-29 | 1998-08-04 | Synopsys, Incorporated | Extracting accurate and efficient timing models of latch-based designs |
US5748875A (en) * | 1996-06-12 | 1998-05-05 | Simpod, Inc. | Digital logic simulation/emulation system |
US5883809A (en) * | 1996-07-26 | 1999-03-16 | 3 Com Corporation | Behavioral language models for testing and verification of digital electronic circuits |
US6023568A (en) * | 1996-11-15 | 2000-02-08 | Synopsys, Inc. | Extracting accurate and efficient timing models of latch-based designs |
EP1010110A1 (en) * | 1997-06-13 | 2000-06-21 | Simpod Inc. | Concurrent hardware-software co-simulation |
US6016563A (en) * | 1997-12-30 | 2000-01-18 | Fleisher; Evgeny G. | Method and apparatus for testing a logic design of a programmable logic device |
US6106571A (en) * | 1998-01-29 | 2000-08-22 | Applied Microsystems Corporation | Relocatable instrumentation tags for testing and debugging a computer program |
US7065481B2 (en) | 1999-11-30 | 2006-06-20 | Synplicity, Inc. | Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer |
US6931572B1 (en) | 1999-11-30 | 2005-08-16 | Synplicity, Inc. | Design instrumentation circuitry |
US7356786B2 (en) * | 1999-11-30 | 2008-04-08 | Synplicity, Inc. | Method and user interface for debugging an electronic system |
US6581191B1 (en) * | 1999-11-30 | 2003-06-17 | Synplicity, Inc. | Hardware debugging in a hardware description language |
US6823497B2 (en) | 1999-11-30 | 2004-11-23 | Synplicity, Inc. | Method and user interface for debugging an electronic system |
US7072818B1 (en) | 1999-11-30 | 2006-07-04 | Synplicity, Inc. | Method and system for debugging an electronic system |
US8160863B2 (en) | 2000-03-28 | 2012-04-17 | Ionipas Transfer Company, Llc | System and method for connecting a logic circuit simulation to a network |
US7266490B2 (en) | 2000-12-28 | 2007-09-04 | Robert Marc Zeidman | Apparatus and method for connecting hardware to a circuit simulation |
USRE42227E1 (en) | 2000-03-28 | 2011-03-15 | Ionipas Transfer Company, Llc | Apparatus and method for connecting hardware to a circuit simulation |
US6653848B2 (en) * | 2000-09-18 | 2003-11-25 | Agilent Technologies, Inc. | Method and apparatus for linear characterization of multi-terminal single-ended or balanced devices |
US6920407B2 (en) * | 2000-09-18 | 2005-07-19 | Agilent Technologies, Inc. | Method and apparatus for calibrating a multiport test system for measurement of a DUT |
US6842879B1 (en) | 2000-11-21 | 2005-01-11 | Unisys Corporation | Methods and apparatus for facilitating the design of an adapter card of a computer system |
US7222315B2 (en) * | 2000-11-28 | 2007-05-22 | Synplicity, Inc. | Hardware-based HDL code coverage and design analysis |
US20070016396A9 (en) * | 2000-12-28 | 2007-01-18 | Zeidman Robert M | Apparatus and method for connecting a hardware emulator to a computer peripheral |
US7085700B2 (en) * | 2001-06-20 | 2006-08-01 | Cadence Design Systems, Inc. | Method for debugging of analog and mixed-signal behavioral models during simulation |
US20030093256A1 (en) * | 2001-11-09 | 2003-05-15 | Carl Cavanagh | Verification simulator agnosticity |
US7464016B2 (en) * | 2001-11-09 | 2008-12-09 | Sun Microsystems, Inc. | Hot plug and hot pull system simulation |
US7529653B2 (en) * | 2001-11-09 | 2009-05-05 | Sun Microsystems, Inc. | Message packet logging in a distributed simulation system |
US20030093253A1 (en) * | 2001-11-09 | 2003-05-15 | Freyensee James P. | Grammar for message passing in a distributed simulation environment |
US7231338B2 (en) * | 2001-11-09 | 2007-06-12 | Sun Microsystems, Inc. | Distributed simulation system having phases of a timestep |
WO2006101836A2 (en) * | 2005-03-16 | 2006-09-28 | Gaterocket, Inc. | Fpga emulation system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2848621A1 (en) * | 1978-11-09 | 1980-05-22 | Telefonbau & Normalzeit Gmbh | Computer controlled simulation of logic circuit operation - allows circuit operation to be evacuated by providing input-output combinations |
US4342093A (en) * | 1979-05-15 | 1982-07-27 | Hitachi, Ltd. | Method of digital logic simulation |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3643156A (en) * | 1969-06-05 | 1972-02-15 | Rca Corp | Pulse-type circuit element-testing method |
US3927371A (en) * | 1974-02-19 | 1975-12-16 | Ibm | Test system for large scale integrated circuits |
US4066882A (en) * | 1976-08-16 | 1978-01-03 | Grumman Aerospace Corporation | Digital stimulus generating and response measuring means |
US4070565A (en) * | 1976-08-18 | 1978-01-24 | Zehntel, Inc. | Programmable tester method and apparatus |
US4196475A (en) * | 1976-09-02 | 1980-04-01 | Genrad, Inc. | Method of and apparatus for automatic measurement of impedance or other parameters with microprocessor calculation techniques |
JPS5413883A (en) * | 1977-07-04 | 1979-02-01 | Hitachi Ltd | Abnormalness detector of automatic controller |
US4242751A (en) * | 1978-08-28 | 1980-12-30 | Genrad, Inc. | Automatic fault-probing method and apparatus for checking electrical circuits and the like |
US4402055A (en) * | 1981-01-27 | 1983-08-30 | Westinghouse Electric Corp. | Automatic test system utilizing interchangeable test devices |
US4404635A (en) * | 1981-03-27 | 1983-09-13 | International Business Machines Corporation | Programmable integrated circuit and method of testing the circuit before it is programmed |
US4450560A (en) * | 1981-10-09 | 1984-05-22 | Teradyne, Inc. | Tester for LSI devices and memory devices |
-
1983
- 1983-05-09 US US06/492,985 patent/US4590581A/en not_active Expired - Lifetime
-
1984
- 1984-04-09 CA CA000451572A patent/CA1215468A/en not_active Expired
- 1984-04-17 DE DE8484104364T patent/DE3479169D1/en not_active Expired
- 1984-04-17 EP EP84104364A patent/EP0129017B1/en not_active Expired
- 1984-05-09 JP JP59091162A patent/JPS6063644A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2848621A1 (en) * | 1978-11-09 | 1980-05-22 | Telefonbau & Normalzeit Gmbh | Computer controlled simulation of logic circuit operation - allows circuit operation to be evacuated by providing input-output combinations |
US4342093A (en) * | 1979-05-15 | 1982-07-27 | Hitachi, Ltd. | Method of digital logic simulation |
Non-Patent Citations (2)
Title |
---|
26TH IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE, 28th February - 3rd March 1983, San Francisco, California, pages 446-451, IEEE, New York, US; N. KOIKE et al.: "A high speed logic simulation machine" * |
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CIRCUITS AND COMPUTERS, ICCC 80, 1st-3rd October 1980, Port Chester, New York, vol. 1/2, pages 571-573, IEEE, New York, US; B. MAGNHAGEN: "DIGSIM II" * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2164768A (en) * | 1984-09-17 | 1986-03-26 | Daisy Systems Corp | Physical modelling device for use with computer-aided design |
GB2173930A (en) * | 1984-09-17 | 1986-10-22 | Daisy Systems Corp | Physical modelling device for use with computer-aided design |
WO1986005298A1 (en) | 1985-03-01 | 1986-09-12 | Mentor Graphics Corporation | Hardware modeling system and method for simulating portions of electrical circuits |
GB2187004A (en) * | 1986-02-20 | 1987-08-26 | Stc Plc | Modular vision system |
US4744084A (en) * | 1986-02-27 | 1988-05-10 | Mentor Graphics Corporation | Hardware modeling system and method for simulating portions of electrical circuits |
DE4039407A1 (en) * | 1990-12-10 | 1992-06-11 | Siemens Ag | Modelling of digital elements within simulation process - is based around shift register chain for simulating performance of system |
Also Published As
Publication number | Publication date |
---|---|
JPS6063644A (en) | 1985-04-12 |
US4590581A (en) | 1986-05-20 |
EP0129017A3 (en) | 1986-08-06 |
EP0129017B1 (en) | 1989-07-26 |
CA1215468A (en) | 1986-12-16 |
JPH0374420B2 (en) | 1991-11-26 |
DE3479169D1 (en) | 1989-08-31 |
US4590581B1 (en) | 1987-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0129017B1 (en) | Method and apparatus for modeling systems of complex circuits | |
US4635218A (en) | Method for simulating system operation of static and dynamic circuit devices | |
US5678028A (en) | Hardware-software debugger using simulation speed enhancing techniques including skipping unnecessary bus cycles, avoiding instruction fetch simulation, eliminating the need for explicit clock pulse generation and caching results of instruction decoding | |
US4644487A (en) | Method and apparatus for verifying the design of digital electronic components | |
US5911059A (en) | Method and apparatus for testing software | |
US6061283A (en) | Semiconductor integrated circuit evaluation system | |
US20040254779A1 (en) | Hierarchical, network-based emulation system | |
EP0683463A2 (en) | System level simulation through software and hardware simulator integration | |
JP2002535684A (en) | System for real version test and simulated version test of integrated circuits | |
US5193068A (en) | Method of inducing off-circuit behavior in a physical model | |
US4891773A (en) | Logic simulation | |
US20050144436A1 (en) | Multitasking system level platform for HW/SW co-verification | |
JP4213306B2 (en) | Program debugging device for semiconductor testing | |
Tomko et al. | Hardware/software co-debugging for reconfigurable computing | |
EP0150258A2 (en) | Method for propagating unknown digital values in a hardware based complex circuit simulation system | |
EP0150260A2 (en) | Method for sensing and simulating digital logic states | |
US7464017B2 (en) | Time multiplexed interface for emulator system | |
US6339751B1 (en) | Circuit design support apparatus and a method | |
Anderson et al. | Using ATE simulation to develop test procedures and verify testability for the STANDARD missile | |
JP2961969B2 (en) | Logic simulator | |
Langley et al. | Simulating modular microcomputers | |
GB2138605A (en) | System for verifying design of electronic component | |
Cox | Complex microcircuit simulation and test development using BEhavioral STimulus test (BEST TEST) software | |
JP2972499B2 (en) | Logic circuit delay simulator | |
Phillips et al. | Embedded Computer System Integration Support |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB IT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: VALID LOGIC SYSTEMS, INC. |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19860929 |
|
17Q | First examination report despatched |
Effective date: 19870317 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REF | Corresponds to: |
Ref document number: 3479169 Country of ref document: DE Date of ref document: 19890831 |
|
ITF | It: translation for a ep patent filed |
Owner name: SOCIETA' ITALIANA BREVETTI S.P.A. |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732 |
|
ITTA | It: last paid annual fee | ||
ITPR | It: changes in ownership of a european patent |
Owner name: CESSIONE;LOGIC MODELING SYSTEMS INCORPORATED |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20000330 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20000331 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20000403 Year of fee payment: 17 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20010417 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY Effective date: 20010430 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20010417 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020201 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |