EP0105875A1 - Debimetre ultrasonique analogique - Google Patents

Debimetre ultrasonique analogique

Info

Publication number
EP0105875A1
EP0105875A1 EP19820901693 EP82901693A EP0105875A1 EP 0105875 A1 EP0105875 A1 EP 0105875A1 EP 19820901693 EP19820901693 EP 19820901693 EP 82901693 A EP82901693 A EP 82901693A EP 0105875 A1 EP0105875 A1 EP 0105875A1
Authority
EP
European Patent Office
Prior art keywords
signal
line
responsive
developed
developing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19820901693
Other languages
German (de)
English (en)
Inventor
Alvin E. Brown
Rodney C. Johnson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bestobell Sparling Ltd
Original Assignee
Bestobell Sparling Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bestobell Sparling Ltd filed Critical Bestobell Sparling Ltd
Publication of EP0105875A1 publication Critical patent/EP0105875A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01F—MEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
    • G01F1/00—Measuring the volume flow or mass flow of fluid or fluent solid material wherein the fluid passes through a meter in a continuous flow
    • G01F1/66—Measuring the volume flow or mass flow of fluid or fluent solid material wherein the fluid passes through a meter in a continuous flow by measuring frequency, phase shift or propagation time of electromagnetic or other waves, e.g. using ultrasonic flowmeters
    • G01F1/667—Arrangements of transducers for ultrasonic flowmeters; Circuits for operating ultrasonic flowmeters

Definitions

  • the present invention relates generally to meters for measuring the velocity of a fluid and more particularly to an acoustic-type flow meter in which basic loop timing is derived from each of a series of ramps.
  • fluid-flow-measuring meters of the acoustic type is based upon the principle that the propagation velocity of an acoustic wave in a fluid is equal to the acoustic velocity with respect to the fluid plus the velocity of the fluid.
  • such meters include a pair of acoustic trans- ducers each adapted for both generating and detecting an acoustic pressure wave in a fluid the velocity of x which is to be measured.
  • the transducers are so dis ⁇ posed as to define a communication link therebetween, which extends, at least obliquely, along the direction of fluid flow.
  • the meters transmit an acoustic-wave packet, in turn, in alternate directions across the link while measuring the acoustic propagation period, also referred to as the acoustic time in flight, in both the upstream and the downstream directions.
  • a difference between the upstream and down ⁇ stream propagation periods is determined providing a measure of the line integral through a velocity pro ⁇ file across the line of the component of fluid flow in the direction of the link, usually referred to simply as the fluid velocity or fluid flow rate.
  • O PI meters of the digital type is the one which is dis ⁇ closed by Munston et al in United States patent No. 3,894,431.
  • a pair of transducers de ⁇ fining a communication link through a fluid the ve-
  • the disclosed prior art meter includes a pair of phase-locked loops.
  • Each phase-locked loop has a voltage-controlled oscillator, referred to as a vco, frequency synchronized by the loop so as to generate a relatively high frequency
  • control circuitry having a control oscillator for coordinating access to the link
  • each of the phase-locked loops includes
  • 2Q an integrator for developing a vco-frequency-controll- ing potential and a transmit flip-flop reset by a cycle of the control oscillator and set by the cycle of the vco signal next following.
  • the flip-flop develops a transmit-triggering signal marking the flip-
  • Also reset by the flip-flop-resetting cycle of the control oscillator is a divide by n counter clocked by cycles of the vco signal.
  • the counter develops a reference signal marking the nth vco cycle
  • the transmit-triggering signal developed by the flip- flop and the nth cycle reference signal developed by the counter delineate an n-cycle reference period for comparison with the respective acoustic propagation
  • each phase-locked loop includes a transmitter for exciting a respective one of the transducers to develop an acoustic-wave packet for propagation across the link and a receiver for amplify- 5 ing a signal developed by the other one of the trans ⁇ ducers responsive to the acoustic-wave packet trans ⁇ mitted across the link.
  • the receiver has automatic- gain-controlling circuitry for controlling the gain of the receiver responsive to the level of the amplified 10 signal and a zero-crossing-detector for developing a received signal responsive to a zero crossing within the packet of the amplified signal.
  • the transmit sig ⁇ nal and the received signal delineate a propagation period over a respective direction of the link.
  • each of the phase-locked-loops includes a phase detector for comparing the time marked by the nth cycle signal with that of the received sig ⁇ nal to develop a complementary pair of error signals and a pair of monostable multi-vibrators driven by 20 the error signals for appropriately incrementing or decrementing the integrator.
  • the phase detector is of the non-linear, or bang-bang-*type, developing the error signals so as to indicate whether the nth cycle signal occurred before or after the received signal, • 25 in other words early or late.
  • a respective one of the multi-vibrators develops a constant-width integrator- driving pulse for imcrementing or decrementing by a fixed amount the charge stored by the integrator to 30. increment or decrement slightly the vco controlling potential developed by the integrator thereby adjust ⁇ ing the operating frequency of the vco.
  • the control oscillator is operative to reset, in turn, each of the phase-locked loops thereby coordi- 35 nating access to the link.
  • the control circuitry includes a delay circuit driven by the control oscillator and a strobe circuit driven by the delay circuit, the delay and strobe circuits for developing a receiver-enabling
  • the phase-locked loop also includes a divide-by-four counter driven by the vco, a transmitter and a receiver both coupled by a switch
  • the counter Clocked by cycles of the vco, the counter develops a signal for controlling the state of the switch, a signal for triggering the transmitter and an nth cycle reference signal. Together, the transmitter- triggering signal and the nth-cycle reference signal delineate, at different times, a pair of reference periods.
  • the transmitter and the receiver are so cou- pled by the switch to the pair of transducers that the state of the switch controls the direction across the transducer-defined link that an acoustic-wave packet is transmitted.
  • the transmit-triggering signal and the responsive receiver-developed signal together delineate a propagation period across a respective direction of the link.
  • the time marked by the nth-cycle reference signal is compared with respect to that of the received signal by the comparator which develops an error signal having but two states, specifically: received signal early and received signal late.
  • the received early signals are subtracted from the received late signals in a first one of the inte ⁇ grators to develop the first potential, which repre- sents the average of the two propagation periods, in other words, the acoustic velocity in the fluid.
  • the upstream and the downstream com ⁇ ponents of the early and late signals are separated by the error-decoding logic circuitry using the switch- state-controlling signal to develop four signals for driving the second integrator.
  • the four separated sig ⁇ nals include an early upstream signal, a late downstream signal, an early downstream signal and a late upstream signal, which are combined in a second integrator such that the former two signals are subtracted from the
  • the second integrator develops the second potential re ⁇ presenting the velocity of the fluid.
  • the adder time multiplexed by the switch-state-controlling signal, combines the first and the second potentials so as to develop the time multi ⁇ plexed sum and difference potentials for controlling, in a time multiplexed fashion, the frequency of the vco.
  • the fluid velocity as measured by the two above-mentioned prior-art meters is independent of the acoustic velocity.
  • each of the equations which relate a vco- frequency to a respec ⁇ tive propagation period contain as a term in the numer ⁇ ator, the acoustic velocity, the acoustic-velocity terms cancel when these equations are combined to develop an equation for the flow velocity.
  • Another object of the present invention is to provide an acoustic-type flow meter which is both simple and economical.
  • Still another object of the present invention is to provide an acoustic-type flow meter which is mostly analog in nature.
  • the preferred embodiment of the pre ⁇ sent invention comprises a time-multiplexed phase- locked loop including a subsystem .having a pair of transducers defining a communications link through a fluid the velocity of which is to be measured, a transmitter triggered by a transmit signal, the trans ⁇ mitter for exciting a one of the transducers selected by an up/down signal to transmit an acoustic-wave pac- ket in an upstream or a downstream direction across the link, an amplifier for developing an amplified signal from a signal developed by the other one of the transducers when excited by the acoustic-wave packet, an age circuit coupled to the transmitter for control- ling the transducer excitation level to maintain at a constant level the amplified-signal and a signal detector.
  • the detector includes circuitry for compar ⁇ ing the instantaneous amplitude of the amplified signal with-a positive and a negative reference potential to detect a half-cycle of the amplified signal developed responsive to the leading edge of an acoustic-wave pac ⁇ ket. Upon detecting such a half-cycle, the circuitry of the detector adjusts the levels of the positive and the negative reference potentials, if necessary, to a
  • the detector circuitry counts a pre ⁇ determined number of the zero crossings of the ampli ⁇ fied signal occurring following the detected half- cycle to develop a received signal which is timed to a relatively stable portion of the amplified signal.
  • a subsystem having a phase detector forcomparing the time marked by a reference signal with thatof the received signal and for develop- ing a pulse when the reference signal is early and an ⁇ other pulse when the reference signal is late, a cir ⁇ cuit for separating the early and late pulses respon ⁇ sive to the up/down signal, a first integrator for combining, with differing sign, early and late upstream pulses to develop a first potential, a second inte ⁇ grator for combining with differing sign early and late downstream pulses to develop a second potential, a summing amplifier for combining, with a differing sign, the first and the second potentials to develop a signal which represents the velocity of the fluid and a third integrator for combining, with similar sign, the first and the second potentials to develop a third potential which represents the acoustic velo ⁇ city in the fluid.
  • Another included subsystem has a ramp genera ⁇ tor for developing a series of ramps each having a slope controlled by the third potential, for develop ⁇ ing the up/down signal, the slope of which alternates with successive ones of the ramps, and for developing the transmit signal timed wit the beginning of the ramp, a circuit responsive to the up/down signal for combining in timed multiplexed fashion the first and the second potentials, a circuit for multiplying the multiplexed signal by a signal representing the inverse of the acoustic velocity in the fluid and a circuit for
  • the ability to measure the velocity of hetero ⁇ geneous fluids is a material advantage of the present invention.
  • the present invention is additionally advan ⁇ tageous in that it employs a ramp as a reference for timing measurements.
  • FIG. 1 is a block diagram illustrating the principal components of an acoustic-type flow meter in accordance with the present invention
  • FIG. 2 is a schematic diagram further illu ⁇ strating the signal detector shown in FIG. 1;
  • FIG. 3 is a schematic diagram further illu ⁇ strating the phase detector, the decoder, the integra ⁇ tors and the summing amplifier all shown in FIG. 1;
  • FIG. 4 is a schematic diagram further illu ⁇ strating the ramp generator shown in FIG. 1;
  • FIG. 5 is a timing diagram illustrating the various operative states of the components of the ramp generator shown in FIG. 4;
  • FIG. 6 is a schematic diagram further illu ⁇ strating the multiplexer, the multiplier and the com ⁇ parator all shown in FIG. 1.
  • FIG. 1 The preferred embodiment of an acoustic-type flow meter in accordance with the present invention is illustrated in FIG. 1 generally designated by the number 10.
  • Meter 10 may be divided into a number of subsystems including a subsystem 12 for acoustic-wave transmission, a subsystem 14 for error detection and summation and a subsystem 16 for reference-signal generation.
  • the principal components of subsystem 12 include a pair of acoustic transducers 20 and 22, a transmitter 24, a protection network 26, a signal amplifer 28, an age circuit 30 and a signal detector 32.
  • Transducers 20 and 22 are of the type which are suitable for both generating and receiving an ' acoustic pressure wave in a fluid the velocity of which is to be measured.
  • Transducers 20 and 22 are so disposed as to define therebetween a communications link which ex ⁇ tends, if not parallel with, then at least at an obli ⁇ que angle with respect to, the direction of fluid flow.
  • transducers 20 and 22 are mounted within the wall of a conduit 36 so as to define a link, illustrated by dashed line 38, which extends across the conduit at an oblique angle with respect to the direction of fluid flow, illustrated by dashed arrow 40.
  • transducers 20 and 22 each include an isolation transformer and a crystal of the type which is designated in the art PZT-5A.
  • Transducers 20 and -2 are, in turn, shock excited by transmitter 24 to generate a series of acoustic wave packets for transmission in alternate directions across the link.
  • trans ⁇ mitter 24 which is of prior-art design, includes a pair of storage capacitors one of which being coupled
  • BU EAU by a line 46 to transducer 22.
  • the capacitors are charged to the potential of an age signal developed by age circuit 30 and coupled to transmitter 24 by a line 48.
  • Each of the capacitors is selected, in turn, in response to appropriate states of a pair of comple ⁇ mentary up/down signals coupled to transmitter 24 by a 2-line bus 50.
  • the •.: ⁇ :. charge on the selected capacitor is dumped across the respective one of transducers 20 and 22 to generate one of the acoustic wave packets.
  • Network 26 includes circuit elements for pro ⁇ tecting amplifier 28 from signals developed when trans ⁇ mitter 24 excites one of the transducers.
  • network 26 includes a current- limiting resistor coupling the transducer-developed signal on line 44 to a line 56 and another current- limiting resistor coupling the transducer-developed signal on line 46 to a line 58.
  • a pair of potential-limiting diodes connected in parallel, back-to-back, between line 56 and circuit ground and a similar pair of diodes connected from line 58 to cir ⁇ cuit ground.
  • amplifier 28 Selection and amplification of the appropriate transducer-developed signal is afforded by amplifier 28.
  • Amplifier 28 has a pair of signal inputs connected to respective ones of the lines 56 and 58 for receiving both of the transducer-developed signals. Addition ⁇ ally, amplifier 28 has a control input connected to a line of bus 50 for receiving a proper one of the up/ down signals for selecting for amplification the appropriate transducer-developed signal. ' From the selected transducer-developed signal, amplifier 28 develops an amplified signal on line 62 and a further amplified signal on a line 64.
  • amplifier 28 is of prior-art design including a first device of the type which is designated MC1445 by the Motorola Cor ⁇ poration and a second and a third device both of the type which is designated CA3002 by the RCA Corporation, all having a gain of approximately 20db.
  • the first de ⁇ vice has a pair of signal inputs connected to respec ⁇ tive ones of lines 56 and 58, a control input connected to line 62 and a pair of differential outputs.
  • the second device has a pair of differential inputs ac coupled to respective ones of the outputs of the first device and an output resistively coupled to a parallel tank circuit that is connected to line 62.
  • the third device has an input ac coupled to a gain setting potentiometer connected between line 62 and circuit ground and an output ac coupled to line 64.
  • age circuit 30 develops the transmitter controlling age signal on line 48 to adjust the transducer excitation level so as to maintain at constant level the amplified signals developed on lines 62 and 64.
  • the level of the amplified signal developed on line 62 responsive to each acoustic wave packet, is compared with a reference potential. Responsive thereto, the level of the age signal is incremented or decremented slightly to ad ⁇ just the level at which the successive acoustic wave packet is generated.
  • circuit 30 which is also of prior-art design, includes a transistor, a D-type flip-flop, a steering circuit, an integrator and a voltage amplifier.
  • the emitter-base junction of the transistor is coupled by a base-current-limiting resistor between line 62 and circuit ground, and the collector of the transistor is connected to the clock- ing input of the flip-flop.
  • the flip-flop remains in the reset state. Otherwise, the flip-flop is clocked to the other state.
  • the complementary outputs of the flip-flop are coupled by the steering circuit to the integrator.
  • the output of the integrator drives the amplifier -which develops the age signal on line 48 from a high voltage power supply potential developed on a line 68.
  • the charge stored by the integrator is incremented or decremented, incre ⁇ menting or decrementing the potential level of the age signal developed on line 48.
  • signal detector 32 From a relatively stable zero crossing of the amplified signal developed on line 64, signal detector 32 develops a received signal on a line 72 for timing the propagation period of each of the acoustic wave packets. More particularly, after being reset by a strobe signal developed on a line 74, detector 32 co - pares the instantaneous amplitude of the amplified signal developed on line 64 with both a positive and a negative reference potential to detect a half-cycle of the amplified signal " developed responsive to the leading edge of an acoustic wa e packet. When such a half-cycle is detected, detector 32 adjusts, if .
  • detector 32 develops the received signal on line 72 so as to mark a pre- determined zero crossing thereof.
  • _OMPI anner in which the zero crossings are co.unted, should detector 32 first detect a half-cycle of the amplified signal one half-cycle later than than normally detect- . ed, the detector still develops the received signal 72 ' so as to mark the same zero crossing.
  • phase detector 100 compares the actual time of arrival of each acoustic wave packet with an expected time of arrival by comparing the received signal developed on line 72 with a reference signal developed on a line 114.
  • a pulse of predeter ⁇ mined width is developed on a line 116 triggered by the received signal.
  • Decoder 102 separates those ones on the late and early pulses which correspond to acoustic wave packets transmitted in an upstream direction across the link from those which correspond to packets trans- mitted in a downstream direction. More particularly, responsive to the up/down signals developed on bus 50, decoder 102 separates the late pulses developed on line 116 to develop late-upstream pulses on a line 122 and late-downstream pulses on a line 124. Similarly, decoder 102 separates the early pulses developed on
  • BU OM line 118 to develop early-upstream pulses on a line 126 and early-downstream pulses on a line 128 respon ⁇ sive to the up/down signals developed on bus 50.
  • integrator 104 From a stored charge, integrator 104 develops a first potential on a line 132.
  • the stored charge is imcremented responsive to each of the early-upstream pulses developed on line 126 and decremented respon ⁇ sive to each of the late-upstream pulses developed on line 122, incrementing or decrementing, respectively the level of the first potential developed on line 132.
  • the first potential developed on line 132 corresponds to a change in the upstream propagation period with respect to that without flow.
  • integrator 106 develops a second potential on a line 134 from each of the early-downstream pulses developed -on line 128 and the late-downstream pulses developed on line 124.
  • the second potential developed on line 134 corresponds to a change in the downstream propagation period with respect to that without flow.
  • Summing amplifier 110 combines, with differ**V.. " ing sign, the first and second potentials developed on lines 132 and 134, respectively, to develop a poten ⁇ tial on a line 138 which is proportional to the velo- city of the fluid.
  • Integrater 108 develops an intermediate po ⁇ tential which is proportional to the integral of the sum of the first potential developed on line 132 and the second potential developed on line 134.
  • To the intermediate potential is added a constant level po ⁇ tential developed on a line 142 to develop a third potential on a line 144 which corresponds to the acoustic velocity, or sound speed, of the fluid.
  • O PI tials developed on line 132 and line 134 may be forced to zero.
  • the intermediate potential corre ⁇ sponds to a change in acoustic velocity.
  • reference signal generating subsystem 16 The principal components of reference signal generating subsystem 16 include a ramp generator 150, a multiplexer 152, a multiplier 154 and a comparator 156.
  • Ramp generator 150 develops on a line 160 a .;. : signal in the forir of a series of similar linear ramps each having a slope controlled by the third potential developed on line 144.
  • generator 150 develops the complementary.up/down signals on bus 50 so as to have states which alternate with successive ones of the ramps of the signal developed on line 160, the strobe signal on line 74 timed to each of the ramps to delineate a range of expected time of arrivals of acoustic-wave packets and the transmit signal on line 52 so as to mark a time near the beginning of each of the ramps.
  • Multiplexer 152 alternately couples to a line 164, chops, the first and the second signals developed on respective ones of the lines 132 and 134, responsive to the up/down signals developed on bus 50.
  • multiplier 154 From the acoustic-velocity-indicati ⁇ g third signal developed on line 144, multiplier 154 develops an intermediate signal that is inversely proportional to the acoustic velocity. The multiplier multiplies the multiplexed signal developed on line 164 by this intermediate signal to develop a multiplied-multiplexed signal on a line 168. Comparator 156 develops the reference signal on line 114 so as to mark the times at which the instantaneous potential level of the ramps of the sig ⁇ nal developed on line 160 coincide with that of the multiplied-multiplexed signal developed on line 168.
  • 'BU Acoustic flow meter 10 operates as a time- multiplexed phase-locked loop in which basic loop timing is derived from each of the series of ramps comprising . the signal developed by ramp generator 150 on line 160. From each of the ramps, generator 150 develops the transmit signal on line 52 marking a time near the beginning of each of the ramps for the trans ⁇ mission of an acoustic-wave packet and the strobe sig ⁇ nal on line 74 delineating the range of propagation periods to provide noise rejection.
  • the reference .signal marking the anticipated time of arri ⁇ val of each acoustic-wave packet is developed on line 114 by comparator 156 from the basic timing of each of the ramps as modified for the fluid velocity by the multiplied-multiplexed signal devleoped on line 168. Since the slope of each of the ramps is con ⁇ trolled by the acoustic-velocity-indicating third po ⁇ tential developed on line 150, the basic ramp timing automatically adjusts for variations in the acoustic velocity of the fluid. It is important to note, how ⁇ ever, that the ramps developed by generator 150 are otherwise independent of the loop and fluid parameters and in particular the fluid velocity andthe direction of acoustic wave propagation.
  • the basic loop is time-multiplexed, modifying certain states of the loop with alternate ones of the ramps, as defined by the up/down signals developed by generator 150 on bus 50.
  • transmitter 24 Each time transmitter 24 is triggered by the transmit signal developed on line 52 by ramp generator 150, transmitter 24 excites a one of transducers 20 and 22 selected by the up/down signal developed by the generator on bus 50 to transmit an acoustic-wave packet a respective direction across link 38.
  • protection network 26 limits the level of signals coupled to signal amplifier 28, protecting the amplifier from the excitation signal.
  • the acoustic-wave packet excites the other one of transducers 20 and 22 which develops a signal on a corresponding one of lines 44 and 46 that is coupled by protective network 26 to amplifier 28.
  • the transducer developed signal is amplified by amplifier 28 while the signal developed by the excited transducer is rejected, responsive to the up/down signal developed on bus 50.
  • signal detector 32 develops- the received signal on line 72 marking the predetermined stable zero crossing of the amplified signal developed by amplifier 28 on line 64.
  • Phase detector 100 compares each of the times marked by the received signal developed on line 72 with those marked by the reference signal developed on line 114.-and, responsive thereto, develops either a re- ceived-signal-late pulse on line 116 or a received- signal-early pulse on line 118, responsive to the re ⁇ ceived signal. Responsive to the up/down signals developed on bus 50 ⁇ decoder 102 couples the late or early pulse developed by detector 100 to the appro-:: ' . priate one of integrators 104 and 106 to correct the signal developed thereby.
  • the signal developed by the appropriate one of integrators 104 and 106 is coupled by multiplexer 152 to-.1line 164 where it is conditioned by multiplier 154 to develop the multiplied-multiplexed signal on line 168 employed by comparator 156 to develop the reference signal on line 114.
  • multiplier 154 to develop the multiplied-multiplexed signal on line 168 employed by comparator 156 to develop the reference signal on line 114.
  • summing a pli- fier 110 develops the signal on line 138 which is pro- portional to the fluid velocity.
  • detector 32 a schematic diagram further illustrating signal detector 32 is shown.
  • the principal components of detector 32 include two com- parators 200 and 202, eight 2-input NAND gates 204-211, four D-type flip-flops 214-217 and an NPN transistor 220.
  • Comparators 200 and 202 are connected so as to compare the instantaneous amplitude of the amplified- " transducer-developed signal developed on line 64 with a positive and a negative reference potential : respectively.
  • comparator 200 has an in ⁇ verting input coupled to a node 224 for receiving the positive reference potential, a non-inverting input connected to line 64 and an output coupled by the • series combination of a pair of voltage-divider resistors 226 and 228 to a positive-power-supply potential for developing a TTL logic level output signal.
  • Comparator 202 has an inverting input con-. - ected to line 64, a non-inverting input coupled to a node 230 for receiving the negative reference poten ⁇ tial and an output coupled by the series combination of a pair of voltage-divider resistors 232 and 234 to a ppsitive-power-supply potential.
  • Line 64 is coupled to circuit ground by a biasing resistor 236.
  • the positive reference potential is developed at node 224, in part, by a pair of voltage-divider resistors in ⁇ cluding a resistor 238 connected from a positive power supply potential to node 224 and a resistor 240 con ⁇ nected from node 224 to circuit ground.
  • the negative reference potential is developed at node 230, in part, by a voltage-divider resistor 242 connected from a negative-power-supply potential to the node and another voltage-divider::resistor 244 connected from the node to circuit ground.
  • Gates 204 and 205 are connected so as to dis ⁇ able detector 32 except during a time interval deline ⁇ ated by the strobe signal developed on line 74.
  • Gate 204 has an input connected to the juncture of resistors 226 and 228 at a node 246 to receive the signal devel- oped by comparator 200, another input connected to line 74 for receiving the strobe signal and an output connected to a line 248.
  • gate 205 has an input connected to a node 250 at the juncture of re ⁇ sistors 232 and 234, another 'input connected to line 74 and an output connected to a line 252.
  • Gates 206 and 207 are wired as inverters, gate 206 between line 248 and a line 254 and gate 207 between a " line 252 and a line 256.
  • Lines 248 and 254 are each additionally connected to a respective one of a pair of terminals 258 and 260.
  • the comparator developed signals are coupled by gates 208 and 209 to gates 210 and 211 until a half- 5 cycle of the amplified-transducer-developed signal representing the leading edge of an acoustic-wave pac ⁇ ket is detected.
  • Gate 208 has an input connected to line 254 for receiving the comparator developed signal, another input coupled to flip-flop 214 by line 264 for 10 receiving a gating signal developed thereby and an out ⁇ put connected to an input of gate 210 by a line 266.
  • gate 209 has an input connected to line 256, another input connected to line 264 and an output connected to an input of gate 211 by a line 268.
  • Gates 210 and 211 are connected as a set- reset flip-flop to store a signal representing the polarity of the half-cycle most recently detected and, based thereon, to augment the positive and negative reference potentials to favor that polarity half- 20 cycle.
  • Gate 210 has another input coupled by a line 272 to the output of gate 211 which has another input coupled by a line 274 to the output of gate 210.
  • Bias from the augmenting logic-level potential developed by the flip-flop comprising gates 210 and 211 on line 272 • 25 is coupled by a voltage divider resistor 276 to node
  • detector 32 is switched from half-cycle detecting to zero-crossing counting by 30 flip-flop 214.
  • Transistor 220 has an emitter connected to circuit ground, a collector connected to node 224 and a base coupled by a base current limiting resistor 282 to line 280, the transistor for shorting to circuit ground the positive reference potential when detector 32 is counting zero crossings.
  • Flip-flops 215, 216 and 217 count the zero crossing of the amplified-transducer-developed signal.
  • Flip-flop 215 has a resetting input connected to line 280, a clocking input coupled by .a line 284 to a ter ⁇ minal 286, a data input and a complementary output both connected to a terminal 288 and another output connected to a terminal 290.
  • Flip-flop 216 has a re ⁇ setting input connected to line 74, a clocking input connected to a terminal 291, a data input and a comple ⁇ mentary output both connected to a terminal 292 and another output connected to a terminal 293.
  • flip-flop 217 has a resetting input connected to line 74, a clocking input connected to a terminal 294, a data input coupled to a high logic level potential by a line 295 and an output connected to line 72.
  • jumpers permit the number of zero cross ⁇ ings to be selected.
  • the jumpers include a jumper 296 coupling terminal 286 to either terminal 258 or ter ⁇ minal 260, a jumper 297 coupling terminal 291 to either terminal 288 or terminal 290 and a jumper 298 coupling terminal 294 to either terminal 292 or terminal 293.
  • flip-flops 214, 216 and 217 are reset by the strobe signal developed on line 74 at the beginning of each of the periods delineated thereby, preparing signal detector 32 for another acoustic-wave packet represented by the amplified-transducer-develop- ed signal developed on line 64.
  • the flip- flop comprising gates 210 and 211 is in a- state that augments the positive and the negative reference poten ⁇ tials developed at respective ones of the nodes 224 and 230 to favor the polarity of half-cycle previously detected.
  • comparator 200 will develop a signal at node 246 that is coupled by gates 204, 206 and 208 to set, if neces ⁇ sary, the gate 210 and 211 flip-flop and clock flip- flop 214.
  • comparator 202 will develop a signal at a node 250 that is coupled by gates 205, 207 and 209 to reset, if necessary, the gate 210 and 211 flip-flop and set flip-flop 214. Whether set or clock ⁇ ed, flip-flop 214 develops a gating signal on line 264 inhibiting further setting or resetting of the gate 210 and 211 flip-flop. Additionally, flip-flop 214 devel-r ops a signal on line 280 saturating transistor 220 which shorts to circuit ground the positive reference potential developed on line 224 preparing comparator 200 to detect zero crossings of the signal developed on line 64 and enabling flip-flop 215 preparing flip- flops 215-217 to count zero crossings.
  • flip-flop 217 When flop-flops 215-217 reach the predeter-: ' mined count of zero crossings, the state of flip- flop 217 is changed, changing the state of the re ⁇ ceived signal developed on line 72. It is important to note that flip-flop 215 is only clocked by every other zero crossing, the polarity of the slope of which is set by jumper 296. Thus, when jumper 296 is suitably placed, when detector 32 changes from detect ⁇ ing a normal half-cycle to detecting the following half-cycle, the same zero-crossing count will be
  • phase detector 100 includes a D-type flip- flop 300, a 1-shot multivibrator 302 and a pair of 2- input NAND gates 304 and 306.
  • Flip-flop 300 has a clocking input connected to line 72, a data input connected to line 114, an output coupled by a line 308 to an input of gate 304 and a complementary output coupled by _* a line 310 to an input of gate 306.
  • Multi- vibrator 302 has a triggering input connected to line 72, a pulse output coupled by a line 312 to the other input of gates 304 and 306 and a pair of timing inputs, the first being coupled by a time-constant-setting resistor 314 to a high logic level potential and by a time-constant-setting capacitor 316 to the other timing input of the multivibrator.
  • Gate 304 has an output connected to line 116, and gate 306 has an out- put connected to line 118.
  • Decoder 102 includes four 2-input NOR gates 320-323. Gates 320 and 322 have an input connected to line 116, and gates 321 and 323 have an input connected to line 118. The other input of gates 320 and 321 is connected to a line 326 of bus 50, and the other input of gates 322 and 323 is connected to the other line of bus 50, a line 328. The output of gates 320-323 are each connected to a respective one of lines 122, 126, 124 and 128. Integrators 104 and 106 are similar, with inte ⁇ grator 104 shown to include as active components a pair of operational amplifiers 332 and 334.
  • Amplifier 332 is connected to combine, with similar gain but differ-- ' ing sign, the s i g n a I s d e v e l o p e d o n l i n e 122 a d 126.
  • a plifier 332 has an inverting input coupied to line 122 by an input resistor 336 and a line 338 by a feed ⁇ back resistor 340, a non-inverting input coupled to line 126 by a voltage-divider resistor 342 and to cir- cuit ground by another voltage-divider resistor 334 and an output connected to a line 338.
  • Amplifier 334 is connected as a simple inte ⁇ grator, the amplifier having an inverting input coupled to line 346 by an input resistor 348 and to line 132 by an integrating capacitor 350, a non-inverting input coupled to circuit ground by a line 352 and an output connected to line 132.
  • Summing amplifier 110 includes an operational amplifier 356 having an inverting input coupled to line 132 by an input resistor 358 and to line 138 by a feedback resistor 360, a non-inverting input coupled to line 134 by a voltage-divider resistor 362 and to circuit ground by another voltage-divider resistor . 364 - and an output connected to line 138.
  • Integrator 108 includes as active components a pair of operational amplifiers 370 and 372.
  • Ampli ⁇ bomb 370 is connected in an integrator configuration, the amplifier having an inverting input connected to a line 374 which is coupled to line 132 by a summing resistor 376, to line 134 by another summing resistor 378, to a line 380 by a simple-integrating capacitor 382 and by an augmenting-integrating-network 384.
  • Net- work 384 includes the series combination of a roll-off resistor 386 and an integrating capacitor 388 connected between lines 374 and 380.
  • amplifier 370 has a non-inverting input coupled to circuit ground by a line 390 and an output connected to line 380.
  • Ampli- fier 372 is connected in a summing configuration for combining with the integrator-developed intermediate potential the constant-level potential developed on line 142. More specifically, amplifier 372 has an in ⁇ verting input coupled to line 380 by a summing resistor 392, to line 144 by a feedback resistor 394 and to line 142 by another summing resistor 395, -a non-inverting input coupled to circuit ground by a line 396 and an - output connected to line 144.
  • the constant-level . potential is developed on line 142 by a voltage- divider resistor 398 connected between a negative- power-supply potential and line 142 and another voltage-divider resistor 399 connected between line 142 and circuit ground.
  • ramp generator 150 is shown to include as active components six opera ⁇ tional amplifiers 400-405, two 1-shot monostable multi ⁇ vibrators 408 and 410, two NPN transistors 412 and 414, three D-type flip-flops 416, 418 and 420 and a two- input NAND gate 422.
  • Amplifier 400 has a non-inverting input coupled by a line 426 to the wiper of a potentio ⁇ meter 428, the distal ends of which include an end connected to line 144 and an end coupled by a range limiting resistor 430 to circuit ground. Additionally, amplifier 400 has an inverting .input and an output both of which are connected to a line 432. Amplifier 400 decouples line. 426 and potentiometer 428 from ampli ⁇ fier 401.
  • Amplifier 401 is connected in an integrator configuration in which signals developed on a line 434 and a line 436 control the integrator. Both lines 434 and 436 are coupled to line 432, line 434-by an input resistor 438 and line 436 by a voltage divider 440. Line 436 is further coupled to circuit ground by an*- other voltage divider resistor 442. Amplifier 401 has an inverting input coupled to line 434 by an input resistor 444 and to a line 446 by a simple integrating capacitor 448, a non-inverting input connected to a line 450 that is coupled to line 436 by an offset and drift cancelling resistor 452 and an output connected to line.446.
  • Multivibrators 408 and 410 Control of the integration is effectuated by multivibrators 408 and 410 in conjunction with tran ⁇ sistors 412 and 414.
  • Multivibrator 408 has a trigger ⁇ ing input connected to line 52, a pulse output connect- ed to a line 456 and a pair of timing inputs, one of which is coupled to _ a high-logic-level potential by a time-constant-setting resistor 458 and to the other timing input by a time-constant-setting capacitor 460.
  • multivibrator 410 has a triggering input connected to line 52, a pulse output conencted to a line 462 that is coupled to line 434 by a steering diode 464 and a pair of timing inputs including an in ⁇ put which is coupled to a high-logic-level potential by a time-constant-setting resistor 466 and to the other timing input by a time-constant-setting capacitor 468.
  • Transistor 412 has a base coupled to line 456 by a base-current-limiting resistor 470, an emitter con ⁇ nected to circuit ground and a collector connected to line 436.
  • the base of transistor 414 is coupled to line 52 by a base-current-limlting resistor 472. Addi ⁇ tionally, the emitter of transistor 414 is connected to circuit ground, and the collector of the transistor is connected to line 434.
  • transistor 414 controls the direction of integration of the amplifier 401 integrator for ramp and retrace functions.
  • Multi ⁇ vibrator 408, with transistor 412 provides a delay between the time marked by the transmit signal develop ⁇ ed responsive to the integrator on line 52 and the start of the ramp to compensate for circuit delays in meter 10, especially those introduced by signal detec**- tor 32 (shown in Figure 1) while zero crossings are being counted.
  • multivibrator 410 with diode 464, provides a fixed delay before retrace to allow time for the excited transducer to settle before an ⁇ other acoustic wave pulse is transmitted.
  • the retrace period is not employed for this purpose, because the retrace time is a function of the length of the com ⁇ munications link between the transducers. If suffi- cient time is allowed for a short link, an intolerable delay will be introduced for a long link.
  • the output of the integrator is amplified and buffered by amplifier 402 to develop the ramp signal on line 160-
  • Amplifier 402 has an inverting input coupled to ' line 446 by an input resistor 476 and to line 160 by a feedback resistor 478, a non-inverting input coupled to circuit ground by an offset and drift cancelling resistor 480 and an output connected to line 160.
  • Amplifiers 403-405 are connected as comparators to compare the instantaneous level of each ramp of the signal developed on line 446 by the amplifier 401 integrator with reference level to develop the timing for the s €robe signal developed on line 74, the trans- mit signal developed on line 52 and the up/down signals developed on bus 50.
  • Amplifier 403 has an inverting input connected to line 446, a non-inverting input coupled by line 482 to the juncture of a pair of voltage divider resistors 483 and 484 connected between a positive-power-supply potential and circuit ground and an output connected to a line 485 which is coupled to a high-logic-level potential by a pull-up resistor 486.
  • amplifier 404 has an inverting input coupled to a negative-power-supply potential by a voltage divider resistor 488, to circuit ground by an ⁇ other voltage divider resistor 48, to a non-inverting input connected to line:446 and an output connected to a line 490 which is coupled to a high-logic-level potential by a pull-up resistor 491.
  • ampli- bomb 405 has an inverting input connected to the junc ⁇ ture of a pair of voltage-divider resistors 492 and 493 connected between a negative-power*-supply poten ⁇ tial and circuit ground, a non-inverting input connect ⁇ ed to line 446 and an output connected to a line 494 and coupled . to a high-logic-level potential by a pull- up resistor 495.
  • Flip-flops 416 and 418 decode- the signals developed by amplifiers 403-405.
  • Flop-flop 416 has a clocking input connected to line 490, a resetting in- put connected to line 485 and an output connected to line 74.
  • Flip-flop 418 has a resetting input connected to line 485, a setting input connected to line 494 and an output connected to line 52.
  • Flip-flop 420 is connected in a divide by two configuration to develop the up/down signals on bus 50.
  • Flip-flop 420 has a clocking input driven by gate 422 which is connected as an inverter with both inputs connected to line 490 and an output coupled to the clocking input by a line 498. Additionally, flip-flop 420 has a data input connected to line 326, a normal output connected to line 328 and a complementary output connected to line 326.
  • Waveform 500 is the waveform of the signal developed on line 446 by the amplifier 401 integrator, which is ampli ⁇ fied and inverted by amplifier 402 to develop the ramp - signal on line 160.
  • Waveform 500 is shown to include a succession of retrace portions including a portion 502 and a portion 504, a succession of compensating delay portions including a portion 506, a succession of ramps including a ramp 508 and a succession of transducer-setting delay portions including a portion 150.
  • the retrace portion is terminated when the level of the signal developed on line 446 falls below the potential level established by the resistor 493 voltagedivider, a level illustrated at 512.
  • the amplifier 405 comparitor changes the state of, sets, flip-flop 418 changing the state of the transmit signal developed on line 52.
  • the leading edge of the transmit signal illustrated at 514 triggers multivibrator 408 which develops a corresponding pulse 516 in the signal devel ⁇ oped on line 456.
  • the high logic level of the signal developed on line 52, illustrated at 518 saturates transistor 414 which reverses the direction of integration of the amplifier 401 integrator.
  • pulse 516 temporarily saturates transistor 412 appropriately delaying the start of ramp 508 thereby compensating for circuit delays, primarily the zero- crossing-counting delay of the signal detector.
  • the amplifier 401 integrator develops ramp 508 so as to have a slope controlled by the acoustic-velo ⁇ city signal developed on line 144.
  • the amplifier 404 comparitor develops on line 490 a signal which clocks flip-flop 416.
  • flip- flop 416 develops the strobe signal on line 74 so as to have the high logic level illustrated at 522 en- ' :à abling the signal detector to process another signal developed responsive to the receipt of another acous ⁇ tic wave packet.
  • the sig ⁇ nal developed on line 64 shown in FIG. 1
  • the resultant received signal developed on line 72 also shown in FIG.
  • the ampli ⁇ bomb 403 comparitor resets flip-flops 416 and 418 re ⁇ setting to- a low-logic-potential level the signals developed on lines 74 and 52.
  • multivibrator 410 When so triggered, multivibrator 410 develops a pulse, such as a; pulse 538, that delays the start of retrace portion 504 a suffi ⁇ cient period to allow the previously excited trans ⁇ ducer to settle. Thereafter, the amplifier 401 integrator develops retrace portion 504 so as to have a slope controlled by the level of the signal developed on line 144. When the level of retrace portion 504 again falls below level 520, the amplifier 404 comparitor and gate 422 toggle flip-flop 420 reversing the state of the up/down signals including
  • Multi ⁇ plexer 152 is shown to include a pair, of operational
  • Amplifier 600 has an inverting input connected to line 326, a non-inverting input connected to line 328 and an output connected to a line 606.
  • Amplifier 602 has an inverting input connected
  • Both lines 606 and 608 are coupled to a high-logic- level potential by a respective one of a pair of pull-up resistors 610 and 612.
  • Device 604 has
  • device 604 is of the type which is known in the art as 4066.
  • the active components of multiplier 154 include a multiplying device 620 and three opera ⁇ tional amplifiers 622, 624 and 626.
  • Device 620 has a first multiplying input coupled to line 164 by a summing resistor 628 and coupled to line 152 by another summing resistor 630, a second multiplying input connected to a line 631, a pair of complementary inputs connected to circuit ground by a line 632, a pair of current-source-scaling inputs coupled to circuit ground by a biasing resistor 633, a pair of gain-setting terminals coupled by an emitter- degeneration resistor 634 and another pair of gain- setting terminals connected by another emitter-degen ⁇ eration resistor 636, a common mode input coupled to a positive-power-supply potential by a biasing resistor 638 and a complementary pair of signal outputs connected to respective ones of a pair of lines 640 and 642.
  • Both lines 640 and 642 are coupled by respective ones of a pair of load resistor
  • Amplifier 622 converts the output of device 620 from complementary to single ended and sums with the complementary signals developed by device 620 a constant level potential developed on a line 650. More specifically, amplifier 622 has an inverting input coupled to line 640 by an input, resistor 652 and to a line 654 by a feedback resistor 656, a non-inverting input coupled by a summing resistor 658 to a line 642, a voltage divider resistor 660 to circuit ground and to line 650 by another summing resistor 662 and an output connected to line 644.
  • the constant level potential is developed on line 650 by a loop gain adjusting potentiometer 664 having; a wiper connected to line 650 and distal ends one coupled to a positive-power-supply potential by a range-limiting resistor 666 and the other coupled to circuit ground by another range-limiting resistor 668.
  • BUR Amplifier 624 provides additional loop gain, having an inverting input coupled to line 644 by an input resistor 672 and to a line 674 by a feedback re ⁇ sistor 676, a non-inverting input coupled to circuit
  • Amplifier 626 is connected in a simple integra ⁇ tor configuration having an inverting input coupled to line 674 by an input resistor 680 and to a line 682 by
  • a simple integrating capacitor 684 a non-inverting in ⁇ put coupled to circuit ground by a line 686 and .an out ⁇ put connected to line 682.
  • Line 682 is coupled by a voltage divider resistor 688 to line 631 which is cou ⁇ pled to circuit ground by another voltage divider re-
  • Device 620 multiples the level of the sum of the signals developed on lines 164 and 144 by that of the signal developed on line 631 to develop a product signal which drives amplifier 622.
  • Amplifier 622 co -
  • the 20 bines therewith a constant signal developed on line 650.
  • the signal representing the sum following amplification by amplifier 624, drives the amplifier 626 integrator which drives device 620 forming a closed loop. Since, at steady state, the input to the amplifier 626 must be 25 zero, the signal developed by device 620 must be a con ⁇ stant equal in amplitude and opposite in sign of that developed on line 650. Further, since the third signal developed on line 144 is proportional to the acoustic velocity in the fluid, and the steady state level of
  • the multiplexed signal developed on line 164 is zero, the amplifier 626 integrator is forced by the loop to develop a signal on line 631 inversely proportional to the acoustic velocity.
  • the level of the multiplexed signal developed on line 164 is multiplied
  • IJUREAT velocity developing the multiplied multiplexed signal on line 168.
  • Comparator 56 includes an operational ampli ⁇ bomb 692 having an inverting input connected to line 160 and a non-inverting input connected to the juncture of a pair of voltage-divider resistors 694 and 695 connected between line 168 and circuit ground. Additionally, amplifier 692 has an output coupled by a voltage divider resistor 696 to line 114 which is coupled to a positive-power-supply potential by another voltage divider resistor 697.

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Fluid Mechanics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Mechanical Vibrations Or Ultrasonic Waves (AREA)
  • Measuring Volume Flow (AREA)

Abstract

Un débimètre acoustique amélioré permet d'effectuer des mesures précises de la vitesse de fluides hétérogènes. Le débimètre fonctionne comme une boucle à phase verrouillée à multiplexage temporel et peut être divisé en plusieurs sous-systèmes comprenant un sous-système (12) de transmission d'ondes acoustiques, un sous-système (14) de détection et de totalisation d'erreurs, et un sous-système (16) de génération de signaux de référence. Les composants principaux du sous-système (12) sont une paire de transducteurs acoustiques (20, 22), un émetteur (24), un réseau de protection (26), un circuit de commande automatique du gain (30), et un détecteur de signaux (32). Les composants principaux du sous-système (14) sont un détecteur de phase (100), un décodeur (102), trois intégrateurs (104, 106, 108), et un amplificateur de totalisation (110). Les composants principaux du sous-système (16) sont un générateur de signaux en rampe (150), un multiplexeur (152), un multiplicateur (154) et un comparateur (156).
EP19820901693 1982-04-21 1982-04-21 Debimetre ultrasonique analogique Withdrawn EP0105875A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1982/000502 WO1983003897A1 (fr) 1982-04-21 1982-04-21 Debimetre ultrasonique analogique

Publications (1)

Publication Number Publication Date
EP0105875A1 true EP0105875A1 (fr) 1984-04-25

Family

ID=22167947

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19820901693 Withdrawn EP0105875A1 (fr) 1982-04-21 1982-04-21 Debimetre ultrasonique analogique

Country Status (3)

Country Link
EP (1) EP0105875A1 (fr)
GB (1) GB2128740B (fr)
WO (1) WO1983003897A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4754650A (en) * 1983-07-29 1988-07-05 Panametrics, Inc. Apparatus and methods for measuring fluid flow parameters
US4596133A (en) * 1983-07-29 1986-06-24 Panametrics, Inc. Apparatus and methods for measuring fluid flow parameters
US5650571A (en) * 1995-03-13 1997-07-22 Freud; Paul J. Low power signal processing and measurement apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3894431A (en) * 1972-04-04 1975-07-15 Atomic Energy Authority Uk Apparatus for indicating fluid flow velocity
US3981191A (en) * 1975-07-05 1976-09-21 Danfoss A/S Method and apparatus for the ultrasonic measurement of the flow velocity of fluent media
US4022058A (en) * 1975-08-07 1977-05-10 Brown Alvin E Apparatus for determining the arrival time of alternating signals

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8303897A1 *

Also Published As

Publication number Publication date
GB2128740B (en) 1985-05-30
GB8331461D0 (en) 1984-01-04
GB2128740A (en) 1984-05-02
WO1983003897A1 (fr) 1983-11-10

Similar Documents

Publication Publication Date Title
US4384491A (en) Analog ultrasonic flowmeter
US2911825A (en) Mass flow fluid measurement
US4334431A (en) Ultrasonic measuring instrument
US3894431A (en) Apparatus for indicating fluid flow velocity
US3869915A (en) Digital flowmeter
US3653259A (en) Ultrasonic flowmeter systems
US3780577A (en) Ultrasonic fluid speed of sound and flow meter apparatus and method
US3981191A (en) Method and apparatus for the ultrasonic measurement of the flow velocity of fluent media
GB1434633A (en) Flowmeter circuits
GB1503852A (en) Fluid flow measurement system for pipes
GB1338436A (en) Ultrasonic flowmeters
US3720105A (en) Acoustic flowmeter
US3727454A (en) Ultrasonic systems for carrying out flow measurements in fluids
US3625057A (en) Ultrasonic flowmeter
US4011753A (en) Method and device for measuring the flow velocity of media by means of ultrasound
US3731532A (en) Ultrasonic flowmeter and method of metering
US3420102A (en) Acoustic fluid metering device
US3974693A (en) Multiple time difference ultrasonic flowmeter
GB1258002A (en) Arrangement for measurement of temperature difference and/or quantity of heat
EP0105875A1 (fr) Debimetre ultrasonique analogique
US3623363A (en) Ultrasonic flowmeter
CA1151284A (fr) Debitmetre ultrasonique
US4417481A (en) Apparatus for measuring the speed of flow of a flowable medium by determining the transit time of sound waves therein
US4203322A (en) Apparatus for the ultrasonic measurement of the flow velocity of fluent media
US4542656A (en) Fluid flow monitoring

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR NL

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19840705

RIN1 Information on inventor provided before grant (corrected)

Inventor name: BROWN, ALVIN E.

Inventor name: JOHNSON, RODNEY C.