EP0073603A2 - Transistor à film mince polycristallin et circuit intégré comprenant un tel transistor et dispositif d'affichage comprenant un tel circuit - Google Patents
Transistor à film mince polycristallin et circuit intégré comprenant un tel transistor et dispositif d'affichage comprenant un tel circuit Download PDFInfo
- Publication number
- EP0073603A2 EP0073603A2 EP82304352A EP82304352A EP0073603A2 EP 0073603 A2 EP0073603 A2 EP 0073603A2 EP 82304352 A EP82304352 A EP 82304352A EP 82304352 A EP82304352 A EP 82304352A EP 0073603 A2 EP0073603 A2 EP 0073603A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- carriers
- grain size
- substrate
- polycrystalline
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 8
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 239000000969 carrier Substances 0.000 claims abstract description 26
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 12
- 230000005012 migration Effects 0.000 claims abstract description 4
- 238000013508 migration Methods 0.000 claims abstract description 4
- 239000004065 semiconductor Substances 0.000 claims description 31
- 239000010408 film Substances 0.000 claims description 9
- 238000007738 vacuum evaporation Methods 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 abstract description 8
- 239000010703 silicon Substances 0.000 abstract description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 7
- 239000010410 layer Substances 0.000 description 41
- 238000001704 evaporation Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 10
- 230000008020 evaporation Effects 0.000 description 9
- 239000011521 glass Substances 0.000 description 9
- 238000010438 heat treatment Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000005669 field effect Effects 0.000 description 7
- 150000002500 ions Chemical class 0.000 description 6
- 239000006185 dispersion Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 239000013078 crystal Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000004973 liquid crystal related substance Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- -1 B+ are implanted Chemical class 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 239000005354 aluminosilicate glass Substances 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005401 electroluminescence Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000005361 soda-lime glass Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
Definitions
- the present invention relates to a transistor the material of which is a polycrystalline semiconductor layer formed on an insulating body and further relates to a semiconductor integrated circuit including a plurality of such transistors and to a display device including such a circuit.
- the transistor of the present invention is useful as, for example, a semiconductor device which is unitary with the displaying substrate of a flat display device employing a liquid crystal, electroluminescence or the like and which is operated to drive the display device.
- a flat display device employing a liquid crystal there has hitherto been adopted a system in which, on for example a single-crystal Si substrate, there is formed an integrated circuit in which a two-dimensional switching matrix of MOS transistors and peripheral scanning circuitry are unitary.
- the liquid crystal which fills up the interspace between the single-crystal Si integrated circuit elements and counter electrodes, is driven by those circuit elements. Since the substrate is a single crystal, the size of the substrate which can be prepared is limited, and hence the size of the screen of the liquid-crystal flat display device is limited.
- the diameter of a Si wafer which can be produced at present is at most 5 inches, so that a screen of a size corresponding to a cathode-ray tube larger than the 5-inch type cannot be fabricated. It is a serious disadvantage as a picture device that a large area cannot be attained.
- an amorphous semiconductor layer or a polycrystalline semiconductor layer is formed on an amorphous substrate, and integrated circuit elements as described above are formed using the material of this layer and are used to drive a flat display device.
- the semiconductor layer may be formed on the amorphous substrate by a process such as vacuum evaporation, a large area in excess of a diameter of 5 inches can be attained, and the area of the flat display device can be made large.
- the carrier mobility of the amorphous semiconductor layer is conspicuously low, and the characteristics of the transistors formed of it are inferior.
- the carrier mobility is high enough for use as the display device.
- the grain size and the current path (channel) length of the element are approximately equal, the presence of a grain boundary leads to the disadvantage that the characteristics of the respective elements vary. More specifically, the current path of one element traverses the grain boundary, whereas the current path of another element does not, and the conduction of carriers is affected by the grain boundary in some elements and not in the others. As a result, the individual elements differ in their transistor characteristics, for example, the transconductance.
- An object of the present invention is to eliminate or mitigate the disadvantages of the prior art described above and to provide a thin-film transistor having excellent and more uniform transistor characteristics.
- a polycrystalline semiconductor layer is formed on a predetermined substrate and a semiconductor device is formed using the polycrystalline semiconductor layer.
- the length of a path in which carriers move (the channel length) is equal to or greater than 10 times the grain size (the longer diameter when a crystal grain is flat).
- grain size signifies the "mean grain size”. More specifically, the characteristics of the circuit elements depend upon the number of grain boundaries which the carriers encounter in the course of migration (travel). Since there are a sufficiently large number of crystal grains in the carriers path, each carrier is affected by a large number of grain boundaries. Therefore, when a large number of semiconductor devices are manufactured, their characteristics have a good uniformity. To minimize variation of the characteristics, it is preferable that the length of the path in which the carriers move is equal to or greater than 50 times the grain size.
- the grain size is too small, the characteristics (for example, the mobility of carriers) of the semiconductor material as a whole are inferior, so that the grain size should preferably be at least 150 nm.
- the relationship between the length of the travel path of the carriers and the grain size is useful in reduction of the variation of the characteristics of the elements and in rendering the elements uniform.
- a semiconductor layer having a mean grain size of or below approximately 300 nm is easily made. It can be satisfactorily realised and controlled by evaporation in ultra-high vacuum, as described later.
- the polycrystal grain size is adjusted.
- the grain size is limited by any restriction on the conditions of forming the-polycrystalline layer, the elements and the circuit need to be designed in conformity with the limited grain size.
- the length of the (travel path) ranging region of the carriers has no upper limit in theory, but it will be at most 100 ⁇ m in practice.
- the lower limit of the grain size is difficult to set specifically, the mobility of the carriers can be secured with grain sizes of at least 100 ⁇ in practice. Accordingly, the ratio between the length of the travel path of the carriers and the grain size may be 10000 or so at its upper limit in practice.
- the thickness of the semiconductor layer is preferably at least 100 nm because a channel may be formed in the layer. A thickness of at least 500 nm is more preferred.
- the substrate is an amorphous or polycrystalline substrate such as a glass or ceramics substrate.
- a glass or ceramics substrate is an amorphous or polycrystalline substrate.
- the glass substrate is inexpensive.
- the ratio (C sub /C semi ) between the coefficient of thermal expansion (Csub) of the substrate and the coefficient of thermal expansion (C semi ) of the semiconductor material is within the range 0.3 to 3.0.
- the vacuum evaporator used is capable of attaining ultra-high vacuum, and may be a conventional evaporator having an ultra-high vacuum device.
- the degree of vacuum during the evaporation is kept below 1 x 10 -8 Torr.
- Particularly 0 2 present in the residual gas during the evaporation has bad effects on the characteristics obtained, so that the partial pressure of oxygen is kept below 1 x 10 -9 Torr.
- the evaporation rate is in the range 1,000 A/hour to 10,000 A/hour.
- Control of the grain size can be accomplished by controlling one or more of the thickness of the evaporated layer, the temperature of the substrate, the rate of evaporation and the degree of vacuum.
- Figure 1 is a graph showing the relationship between the thickness of an evaporated silicon layer and the mean grain size thereof, the layer having been evaporated under the conditions of a substrate temperature of 600°C, an evaporation rate of 5000 A/hour and a degree of vacuum during evaporation of 8 x 10 Torr. The thickness of the layer was measured with a quartz oscillator.
- the grain size may be controlled by such techniques as laser annealing.
- the heat-treatment temperatures in these steps should be kept below 820°C which is the softening point of very hard glass, in order that the advantages obtainable with the present invention can be fully exploited. If employing a glass substrate of low softening point, the heat-treatment temperatures should be kept still lower, for example, below 550°C. In the following, there will be exemplified a case where a MOS field effect transistor is formed on a glass substrate of low softening point.
- SiH 4 and 0 2 are reacted at a temperature of 300°C to at most 500°C, or SiH 4 and N0 2 are reacted at a temperature of 400°C to at most 800°C, to form an Si0 2 film by chemical vapor deposition. This Si0 2 film is used as the gate insulator.
- thermal diffusion is replaced by the method of forming p + layers or n + layers by ion implantation. After ion implantation, a heat treatment for electrical activation is performed, in which the temperature needs to be kept lower than the softening point of the substrate used.
- the semiconductor layer can be made large in area or elongate, and a semiconductor material having a carrier mobility of at least 1 cm 2 /v.sec can be produced.
- the substrate is placed within a vacuum evaporator which can achieve ultra-high vacuum.
- the evaporator may be a conventional one.
- a silicon layer 2 is deposited to a thickness of 1.5 ⁇ m by vacuum evaporation under the conditions of a substrate temperature of 600°C, a degree of vacuum during evaporation of 8 x 10-9 Torr and an evaporation rate of 5000 A/hour ( Figure 2a).
- the silicon layer 2 formed is of p-type polycrystalline silicon which is slightly doped with boron and which has a grain size of about 2000 A and a carrier mobility of about 2 cm 2 /v.sec.
- the coefficient of thermal expansion of this silicon layer is about 25 x 10 -7 /°C (300 °K).
- an Si0 2 film 3 is deposited to a thickness of 5000 A by vapor growth at a substrate temperature of 400°C (figure 2b).
- the Si0 2 film 3 is provided with windows for source and drain regions.
- the gap between the source region and the drain region is made 20 ⁇ m, so that the channel length of the MOS field effect transistor is also 20 ⁇ m.
- P + ions having energy of 100 keV are implanted at a dose of 1x 10 16 /cm 2 , and the resultant substrate is heat-treated in an N 2 -atmosphere at 600°C for 30 minutes, whereby n + layers 4 are formed in the source and drain regions (Figure 2d).
- the Si0 2 is removed with a field oxide film 5 left behind.
- An Si0 2 film 6 is deposited as a gate oxide film to a thickness of 7500 A by chemical vapor deposition (Figure 2f) and electrode contact holes are provided as shown in Figure 2g by photoetching.
- Al has been evaporated onto the whole surface, it is processed by photoetching to form a source electrode 7, a drain electrode 8 and a gate electrode 9 ( Figure 2h).
- the product is heat-treated in an H 2 -atmosphere at 400°C for 30 minutes.
- Figure 3 shows an example of the characteristic, at room temperature, of a MOSFET which was manufactured in this way by way of trial.
- the characteristic shown is the drain current I D -versus- drain voltage V DS characteristic with a parameter being the gate voltage V G .
- the grain size is approximately 2000 A with respect to the channel length of 20 ⁇ m. Accordingly, a sufficiently large number of crystal grains exist in the travel direction of carriers, and the carriers are each influenced by a large number of grain boundaries. Consequently, when a large number of elements are manufactured, their characteristics become uniform.
- Silicon layer having various mean grain sizes were formed, and semiconductor devices similar to that described above were manufactured.
- the transconductances of the devices were compared, and the results are illustrated in Figure 4, in which the transconductances are given relative to the typical value of the transconductance of a layer having a grain size of 150 nm which is made unity. It will be seen that when the mean grain size is less than 150 nm, the transconductance is reduced sharply.
- MOS field effect transistors having various gate lengths were manufactured using semiconductor layers whose mean grain sizes were 150 nm, 200 nm and 300 nm, and the (dispersion) variations in each case of the transconductances of the transistors were tested.
- the condition of transconductance 0 signifies that operation is, in effect, impossible.
- the dispersion when the ratio of travel distance to mean grain size was 10 times to 50 times, the dispersion was of the order of + 0.7 to + 0.8, and when this ratio exceeded 50 times, the dispersion was of the order + 0.3 to + 0.4. Even when the ratio was approximately 200 times to 1000 times, the dispersion was of the order of + 0.3 to + 0.4.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56128757A JPS5831575A (ja) | 1981-08-19 | 1981-08-19 | 多結晶薄膜トランジスタ |
JP128757/81 | 1981-08-19 | ||
JP130324/82 | 1982-07-28 | ||
JP13032482A JPS5922365A (ja) | 1982-07-28 | 1982-07-28 | 多結晶薄膜トランジスタ |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0073603A2 true EP0073603A2 (fr) | 1983-03-09 |
EP0073603A3 EP0073603A3 (en) | 1985-02-06 |
EP0073603B1 EP0073603B1 (fr) | 1987-08-26 |
Family
ID=26464340
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19820304352 Expired EP0073603B1 (fr) | 1981-08-19 | 1982-08-18 | Transistor à film mince polycristallin et circuit intégré comprenant un tel transistor et dispositif d'affichage comprenant un tel circuit |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0073603B1 (fr) |
DE (1) | DE3277101D1 (fr) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0129037A1 (fr) * | 1983-06-17 | 1984-12-27 | Texas Instruments Incorporated | FETs en polysilicium |
US5111260A (en) * | 1983-06-17 | 1992-05-05 | Texax Instruments Incorporated | Polysilicon FETs |
EP1437683A2 (fr) * | 2002-12-27 | 2004-07-14 | Sel Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptabilité utilisant la carte à puce |
EP1437695A2 (fr) | 2002-12-27 | 2004-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptes utilisant la carte |
US7566001B2 (en) | 2003-08-29 | 2009-07-28 | Semiconductor Energy Laboratory Co., Ltd. | IC card |
US7573110B1 (en) * | 1995-11-30 | 2009-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating semiconductor devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1538001A (fr) * | 1966-08-04 | 1968-08-30 | Rca Corp | Dispositif semiconducteur à effet de champ et procédé pour la fabrication de telsdispositifs |
EP0023021A1 (fr) * | 1979-07-20 | 1981-01-28 | Hitachi, Ltd. | Dispositif semiconducteur et procédé pour sa fabrication |
-
1982
- 1982-08-18 EP EP19820304352 patent/EP0073603B1/fr not_active Expired
- 1982-08-18 DE DE8282304352T patent/DE3277101D1/de not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1538001A (fr) * | 1966-08-04 | 1968-08-30 | Rca Corp | Dispositif semiconducteur à effet de champ et procédé pour la fabrication de telsdispositifs |
EP0023021A1 (fr) * | 1979-07-20 | 1981-01-28 | Hitachi, Ltd. | Dispositif semiconducteur et procédé pour sa fabrication |
Non-Patent Citations (1)
Title |
---|
THIN SOLID FILMS, vol. 2, nos. 1,2, July 1968, pages 57-78, Elsevier, Lausanne, CH; C.A. NEUGEBAUER et al.: "Polycrystalline CdS thin film field effect transistors: Fabrication, stability and temperature dependence" * |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0129037A1 (fr) * | 1983-06-17 | 1984-12-27 | Texas Instruments Incorporated | FETs en polysilicium |
US5111260A (en) * | 1983-06-17 | 1992-05-05 | Texax Instruments Incorporated | Polysilicon FETs |
US7573110B1 (en) * | 1995-11-30 | 2009-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating semiconductor devices |
EP1437683A3 (fr) * | 2002-12-27 | 2009-07-22 | Sel Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptabilité utilisant la carte à puce |
EP1437695A3 (fr) * | 2002-12-27 | 2004-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptes utilisant la carte |
US7518692B2 (en) | 2002-12-27 | 2009-04-14 | Semiconductor Energy Laboratory Co., Ltd. | IC card and booking account system using the IC card |
EP1437695A2 (fr) | 2002-12-27 | 2004-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptes utilisant la carte |
EP1437683A2 (fr) * | 2002-12-27 | 2004-07-14 | Sel Semiconductor Energy Laboratory Co., Ltd. | Carte à puce et système de comptabilité utilisant la carte à puce |
US7652359B2 (en) | 2002-12-27 | 2010-01-26 | Semiconductor Energy Laboratory Co., Ltd. | Article having display device |
US7863116B2 (en) | 2002-12-27 | 2011-01-04 | Semiconductor Energy Laboratory Co., Ltd. | IC card and booking-account system using the IC card |
US8158491B2 (en) | 2002-12-27 | 2012-04-17 | Semiconductor Energy Laboratory Co., Ltd. | IC card and booking-account system using the IC card |
US8268702B2 (en) | 2002-12-27 | 2012-09-18 | Semiconductor Energy Laboratory Co., Ltd. | IC card and booking-account system using the IC card |
US8674493B2 (en) | 2002-12-27 | 2014-03-18 | Semiconductor Energy Laboratory Co., Ltd. | IC card and booking-account system using the IC card |
US7566001B2 (en) | 2003-08-29 | 2009-07-28 | Semiconductor Energy Laboratory Co., Ltd. | IC card |
Also Published As
Publication number | Publication date |
---|---|
DE3277101D1 (en) | 1987-10-01 |
EP0073603B1 (fr) | 1987-08-26 |
EP0073603A3 (en) | 1985-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5275851A (en) | Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates | |
US4851363A (en) | Fabrication of polysilicon fets on alkaline earth alumino-silicate glasses | |
EP0474289B1 (fr) | Méthode de fabrication de transistors à couche mince à faible courant de fuite | |
US5512494A (en) | Method for manufacturing a thin film transistor having a forward staggered structure | |
US5275872A (en) | Polycrystalline silicon thin film transistor | |
US5272361A (en) | Field effect semiconductor device with immunity to hot carrier effects | |
EP0598410B1 (fr) | Procédé pour fabriquer un dispositif semi-conducteur | |
US5328861A (en) | Method for forming thin film transistor | |
US4808546A (en) | SOI process for forming a thin film transistor using solid phase epitaxy | |
JPH0250630B2 (fr) | ||
US7018874B2 (en) | Method for fabricating thin-film transistor | |
EP0073603B1 (fr) | Transistor à film mince polycristallin et circuit intégré comprenant un tel transistor et dispositif d'affichage comprenant un tel circuit | |
US6008076A (en) | Thin film transistor and semiconductor device and method for forming the same | |
JP2618199B2 (ja) | 薄膜トランジスタおよびその製造方法 | |
GB2167899A (en) | Method of manufacturing thin film transistors | |
EP0043691B1 (fr) | Dispositif semiconducteur à film semiconducteur polycristallin | |
CA1195784A (fr) | Transistor polycristallin en couche mince | |
JPH05183164A (ja) | 半導体素子 | |
KR100252926B1 (ko) | 실리사이드를 이용한 폴리실리콘 박막트랜지스터 및 제조방법 | |
JP2000021782A (ja) | 単結晶シリコン層の形成方法及び半導体装置の製造方法 | |
KR910001910B1 (ko) | 평면 표시 장치 | |
JPH0555142A (ja) | 非晶質半導体層の結晶化方法 | |
JP2904984B2 (ja) | 表示装置の製造方法 | |
JPS5922365A (ja) | 多結晶薄膜トランジスタ | |
JPH03200319A (ja) | 多結晶シリコンの形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19821001 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
17Q | First examination report despatched |
Effective date: 19861027 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
REF | Corresponds to: |
Ref document number: 3277101 Country of ref document: DE Date of ref document: 19871001 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20010808 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20010822 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20010831 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20011023 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20020817 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20020818 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Effective date: 20020817 |
|
NLV7 | Nl: ceased due to reaching the maximum lifetime of a patent |
Effective date: 20020818 |