EP0072644A2 - Halbleiterchipträger - Google Patents

Halbleiterchipträger Download PDF

Info

Publication number
EP0072644A2
EP0072644A2 EP82304063A EP82304063A EP0072644A2 EP 0072644 A2 EP0072644 A2 EP 0072644A2 EP 82304063 A EP82304063 A EP 82304063A EP 82304063 A EP82304063 A EP 82304063A EP 0072644 A2 EP0072644 A2 EP 0072644A2
Authority
EP
European Patent Office
Prior art keywords
substrate
bus
lead
semiconductor chip
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP82304063A
Other languages
English (en)
French (fr)
Other versions
EP0072644A3 (en
EP0072644B1 (de
Inventor
Dimitry G. Grabbe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TE Connectivity Corp
Original Assignee
AMP Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/293,052 external-priority patent/US4417266A/en
Priority claimed from US06/314,921 external-priority patent/US4419818A/en
Application filed by AMP Inc filed Critical AMP Inc
Publication of EP0072644A2 publication Critical patent/EP0072644A2/de
Publication of EP0072644A3 publication Critical patent/EP0072644A3/en
Application granted granted Critical
Publication of EP0072644B1 publication Critical patent/EP0072644B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/401—Resistive arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H10W70/655—Fan-out layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Definitions

  • This invention relates to substrates for semiconductor chips, and specifically to a power and ground bus structure where individual resistors between signal leads and the ground bus are selectively connected and resistance values varied.
  • Chip carriers for integrated circuit semiconductor chips are well known in the art and are widely used.
  • a common type of semi-conductor chip carrier comprises a substrate and an array of conductive leads thereon which extend from plural locations at the edges of said substrate toward the center thereof. See, for example, U.S. Patent No. 4,195,193. The leads are connected to bonding pads on semiconductor chips bonded to the center of the chip carrier.
  • leads on the substrate are thin and easily overloaded, it has been necessary to use a plurality of leads on the chip carrier to provide power and ground voltages to appropriate pads on the chip. Many leads in parallel have been used to minimize lead resistance, thus limiting the number of leads which may be utilized as signal leads.
  • Signal leads on prior art substrates are made up of two parts.
  • the first part is a conductor strip which is deposited on the substrate and extends from the outer edge of the substrate to the inner edge where the chip is attached.
  • the second part is a fine wire or lead, referred to as an elevated lead, which is extended in air from the inner edge of the laminated strip to the chip.
  • a resistor to ground referred to as a terminating lead resistor, is generally connected to the signal lead beyond the outer edge of the substrate on the printed circuit board. This arrangement results in an unterminated transmission line with a discontinuity in the impedance at the point where the resistor lead is attached. The remaining connection from this point on is referred to as an unterminated stub.
  • a chip carrier as defined above further comprises a first reference voltage bus toward the center of the substrate, the first reference voltage bus being connected to a lead.
  • the first reference voltage bus is preferably a ground bus and substantially surrounds a second reference voltage bus which is preferably a power bus which surrounds the center of the substrate.
  • the chip carrier defined above is further characterized in that the conductive leads are mostly signal leads, the substrate having resistive material bonded thereon between the signal leads and the first reference voltage bus, whereby the resistive material may be selectively removed to form discrete paths of desired resistance between at least one signal lead and the reference voltage bus.
  • This aspect of the present invention involves a technique which enables signal leads to be terminated through a unique resistor to ground at the point where the deposited signal lead changes to the elevated lead going to the chip.
  • the technique consists of two steps. The first step is to terminate all the signal leads to one side of a resistor zone which is terminated to ground bus on its other side. The next step is to use a laser or some such method beam to dissect the resistor zone into individual resistors, one resistor for each signal lead. The value of each lead resistor will then be adjusted or trimmed to the required value. This will enable each lead to be terminated to ground through a unique resistor.
  • the material left between the laser cut and the ground bus will be at ground potential and thereby acts as a reference ground plane. This minimizes the distance over which the elevated lead is not referenced to ground, thus reducing the discontinuity and reflectance of high frequency signal.
  • Figure 1 shows the substrate 10 of the present invention prior to placement and connection of a semiconductor chip thereon.
  • the substrate is formed of appropriate dielectric material such as beryllium oxide, aluminum oxide, or other suitable dielectric.
  • the circuitry is formed thereon by a standard process such as photoetching, printing, or a copper lead frame is bonded to the substrate by the procedure described in U.S. Patent Nos. 3,744,120; 3,766,634; 3,911,553; 3,994,430; and 4,129,243.
  • the lead frame is oxidized on one side initially and is positioned on the ceramic substrate 10.
  • the lead frame and substrate are then heated to about 1068°C, at which temperature the copper oxide melts and fuses with the substrate.
  • the chip support pad 12 occupies the center of the substrate 10 and is surrounded completely by the power bus 22 which is connected to one corner of the substrate by the power lead 23.
  • the power bus 22 is surrounded almost completely by the ground bus 18 which is connected to the opposite corner by the ground lead 19.
  • the ground bus 18 is broken where the power lead 23 passes through, at which point the mounting pad 20 on the ground bus 18 lies adjacent the pad 24 on the power bus.
  • the pads 20, 24 serve as mounting means for the attachment of a decoupling capacitor between the power and ground structures.
  • a plurality of signal leads 14 extend between each outer edge 17 of the substrate 10 and the ground bus 18, being separated therefrom by four elongate resistor zones 26 formed on the substrate. Thus, the signal leads 14 are connected to the ground bus 18 through the resistor zones 26.
  • the deposited resistor zones 26 are formed from material of the thick or thin film type which is frequently a composition of carbon with two metal oxides and a binder.
  • the resistor zones can be screen printed and fixed onto the substrate by conventional thick film techniques as is well known in the hybrid circuit art.
  • FIG. 2 shows the function of the resistor zones 26 with several examples.
  • laser cuts 27 are formed in a resistor zone 26 to isolate discrete portions of the resistor zone between each signal lead 14 and the ground bus 18.
  • a laser cut 27a may completely cut off the signal lead 14a from the ground bus 18, leaving a ground plane 29, as shown in section in Figure 3.
  • a defined resistor 28 may be extended between the signal lead 14b and the ground bus 18, by using a zig-zag laser cut 27b.
  • a trimming laser cut 27c may be used to slightly alter the value of the resistance from signal lead 14c to ground 18.
  • Various leads 32, 33, 34 are shown connected to the semiconductor chip 13.
  • Lead 32 connects a signal lead 14 to the chip 13, while lead 33 is a power lead which provides power directly to the chip 13 and lead 34 is a ground lead which provides a direct ground connection from the chip 13. All leads 32, 33, 34 are elevated in the manner of lead 32 as will be explained below.
  • FIG. 3 shows an elevated lead 32 which connects each of the signal leads 14 to the semiconductor chip 13 mounted on the chip support pad 12.
  • the elevated wire lead 33 is bonded at both ends and passes over the ground bus 18 and power bus 22.
  • the elevated wire leads 32 are disposed roughly parallel to the defined resistors 27.

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
EP82304063A 1981-08-14 1982-08-02 Halbleiterchipträger Expired EP0072644B1 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US293052 1981-08-14
US06/293,052 US4417266A (en) 1981-08-14 1981-08-14 Power and ground plane structure for chip carrier
US06/314,921 US4419818A (en) 1981-10-26 1981-10-26 Method for manufacturing substrate with selectively trimmable resistors between signal leads and ground structure
US314921 1981-10-26

Publications (3)

Publication Number Publication Date
EP0072644A2 true EP0072644A2 (de) 1983-02-23
EP0072644A3 EP0072644A3 (en) 1983-03-16
EP0072644B1 EP0072644B1 (de) 1986-03-26

Family

ID=26967729

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82304063A Expired EP0072644B1 (de) 1981-08-14 1982-08-02 Halbleiterchipträger

Country Status (2)

Country Link
EP (1) EP0072644B1 (de)
DE (1) DE3270106D1 (de)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1985004522A1 (en) * 1984-03-22 1985-10-10 Mostek Corporation Impedance-matched leads
EP0135089A3 (de) * 1983-09-22 1986-08-27 International Business Machines Corporation Apparat zum Herstellen einer Mehrzahl von Spannungsebenen auf ein dielektrisches Mehrschicht-Substrat
EP0317038A1 (de) * 1987-11-20 1989-05-24 Laboratoires D'electronique Philips Stiftloses Gehäuse für ultra-schnelle integrierte Schaltung
WO1990016080A1 (en) * 1989-06-15 1990-12-27 Cray Research, Inc. Chip carrier with terminating resistive elements
GB2244404A (en) * 1990-04-30 1991-11-27 Motorola Inc Precision terminator circuit
USRE34395E (en) * 1989-06-15 1993-10-05 Cray Research, Inc. Method of making a chip carrier with terminating resistive elements

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4129243A (en) * 1975-07-30 1978-12-12 General Electric Company Double side cooled, pressure mounted semiconductor package and process for the manufacture thereof
JPS55140251A (en) * 1979-04-12 1980-11-01 Fujitsu Ltd Semiconductor device
US4288841A (en) * 1979-09-20 1981-09-08 Bell Telephone Laboratories, Incorporated Double cavity semiconductor chip carrier

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0135089A3 (de) * 1983-09-22 1986-08-27 International Business Machines Corporation Apparat zum Herstellen einer Mehrzahl von Spannungsebenen auf ein dielektrisches Mehrschicht-Substrat
US4649417A (en) * 1983-09-22 1987-03-10 International Business Machines Corporation Multiple voltage integrated circuit packaging substrate
WO1985004522A1 (en) * 1984-03-22 1985-10-10 Mostek Corporation Impedance-matched leads
EP0317038A1 (de) * 1987-11-20 1989-05-24 Laboratoires D'electronique Philips Stiftloses Gehäuse für ultra-schnelle integrierte Schaltung
FR2623662A1 (fr) * 1987-11-20 1989-05-26 Labo Electronique Physique Dispositif de connexion pour circuits integres numeriques ultra-rapides
WO1990016080A1 (en) * 1989-06-15 1990-12-27 Cray Research, Inc. Chip carrier with terminating resistive elements
USRE34395E (en) * 1989-06-15 1993-10-05 Cray Research, Inc. Method of making a chip carrier with terminating resistive elements
GB2244404A (en) * 1990-04-30 1991-11-27 Motorola Inc Precision terminator circuit
GB2244404B (en) * 1990-04-30 1993-07-21 Motorola Inc Precision terminator circuit

Also Published As

Publication number Publication date
EP0072644A3 (en) 1983-03-16
DE3270106D1 (en) 1986-04-30
EP0072644B1 (de) 1986-03-26

Similar Documents

Publication Publication Date Title
JPS6332263B2 (de)
US4419818A (en) Method for manufacturing substrate with selectively trimmable resistors between signal leads and ground structure
US5132613A (en) Low inductance side mount decoupling test structure
US4982311A (en) Package for very large scale integrated circuit
EP0130207B1 (de) Packung für halbleiterchip
EP0563969B1 (de) Hochfrequenzsignal-Übertragungsband
EP0275973B1 (de) Gehäuse einer integrierten Schaltung
JP3502405B2 (ja) 空中経路によって補償されたマイクロ波装置
EP0357758B1 (de) Hermetische packung für integrierte schaltungschips
US5307237A (en) Integrated circuit packaging with improved heat transfer and reduced signal degradation
US5672909A (en) Interdigitated wirebond programmable fixed voltage planes
JP2000357960A (ja) 高密度を有するボールグリッドアレイｒｃネットワーク
EP0092930B1 (de) Leiterrahmen mit schmelzbaren Verbindungen
US5861664A (en) LSI package and manufacturing method thereof
EP0072644B1 (de) Halbleiterchipträger
US5428339A (en) Trimmable resistors with reducible resistance and method of manufacture
US4410906A (en) Very high speed large system integration chip package and structure
US5504986A (en) Method of manufacturing collinear terminated transmission line structure with thick film circuitry
US5736784A (en) Variable-width lead interconnection structure and method
US4802277A (en) Method of making a chip carrier slotted array
EP0262493B1 (de) Elektronische Packung mit verteilten Entkopplungskondensatoren
US20040055782A1 (en) Surface-mounting type electronic circuit unit having no melting of solder attaching electric part thereto
US6239400B1 (en) Method and device for connecting two millimeter elements
EP0730317A1 (de) Strukturen für Resonatoren und/oder Filter
JP2685941B2 (ja) マイクロ波半導体素子用キャリアプレート

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): BE DE FR GB IT NL

AK Designated contracting states

Designated state(s): BE DE FR GB IT NL

17P Request for examination filed

Effective date: 19830818

ITF It: translation for a ep patent filed
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE DE FR GB IT NL

REF Corresponds to:

Ref document number: 3270106

Country of ref document: DE

Date of ref document: 19860430

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19920709

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920710

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19920715

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 19920723

Year of fee payment: 11

ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19920831

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19930802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Effective date: 19930831

BERE Be: lapsed

Owner name: AMP INC. (UNE SOC. DE PENNSYLVANIE)

Effective date: 19930831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19940301

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19930802

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940429

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19940503

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST