EP0063686B1 - Switching circuit with a block of keys - Google Patents

Switching circuit with a block of keys Download PDF

Info

Publication number
EP0063686B1
EP0063686B1 EP82101939A EP82101939A EP0063686B1 EP 0063686 B1 EP0063686 B1 EP 0063686B1 EP 82101939 A EP82101939 A EP 82101939A EP 82101939 A EP82101939 A EP 82101939A EP 0063686 B1 EP0063686 B1 EP 0063686B1
Authority
EP
European Patent Office
Prior art keywords
shift register
control unit
key
binary level
switching circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP82101939A
Other languages
German (de)
French (fr)
Other versions
EP0063686A1 (en
Inventor
Christian Deforeit
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Matth Hohner AG
Original Assignee
Matth Hohner AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matth Hohner AG filed Critical Matth Hohner AG
Publication of EP0063686A1 publication Critical patent/EP0063686A1/en
Application granted granted Critical
Publication of EP0063686B1 publication Critical patent/EP0063686B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H1/00—Details of electrophonic musical instruments
    • G10H1/18—Selecting circuits
    • G10H1/182—Key multiplexing
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H1/00—Details of electrophonic musical instruments
    • G10H1/18—Selecting circuits
    • G10H1/22—Selecting circuits for suppressing tones; Preference networks

Definitions

  • the invention relates to a circuit arrangement with a key switch block.
  • a key switch block is to be understood as a group of switches (at least two), the contact of which is closed only during actuation (tapping), the switches being functionally linked in this way. that only the last actuated "applies", but the others "then become invalid.”
  • the switches are therefore not interlocked mechanically, but electrically.
  • a control lamp is assigned to each switch so that the user can recognize which switch is assumed to be actuated.
  • Such key switch blocks can be found, for example, in electronic musical instruments; Using the switches, for example, the timbre of the tones is changed in order to simulate different conventional musical instruments.
  • the object of the invention is to provide a circuit arrangement with the features specified in the preamble of claim 1, in which the switch can be queried with a minimum of effort, in particular with regard to the wiring and with extensive use of the existing components.
  • the control unit 10 serially delivers input data via line 12 to a shift register 14. After the shift register has been clocked through once, the binary data are on the read outputs 16.1, 16.2, ... 16.n of the shift register 14. It is assumed that one was actuated last Switches 18.1, 18.2, ..., 18.n are assigned a level “O” on the assigned output line 16; the outputs 16 are associated with the switch, for. B. in his button arranged lamp 20.1, 20.2, ..., 20.n connected. Since the other terminals of the lamps 20 are together on a rail 22 which carries a high level “V”, the lamp in question lights up.
  • the switches 18 are equipped with work contacts. One of the terminals is connected to the assigned output 16 of the shift register 14, while the other terminal, connected to a signaling line 24, is briefly connected to the first one by tapping the switch.
  • the signaling line 24 is also in the switch actuation pauses via a series resistor 26 at the high level V.
  • the control unit 10 In order to determine whether a switch is tapped, and which one is, the control unit 10 deletes the contents of the shift register 14 at certain time intervals via the erase line 28, so that the level O is present at all outputs 16 at the same time. If at this point in time any of the switches 18 x is closed, the "O" level accordingly appears on the signaling line 24. The control unit then begins to shift high-level bits through the shift register, the shift being provided by the clock on line 30 until the same output line is polled again 16 times in the next cycle.
  • a V-level then reaches signaling line 24 via the still closed switch, and the number of high-level bits that have been generated by the control unit from the beginning of the shift cycle identifies the position of the relevant switch 18 x in the serial data sequence at the output of the Shift registers.
  • control unit 10 can also give zeros for a shift cycle over the serial data input until, as before, the zero level is switched through the switch 18 x on the signaling line. This reduces the number of lines from four to three, but increases the effort in the control unit due to the larger number of data to be processed.
  • the content of the shift register is deleted with each interrogation process and is rebuilt. Of course, this is undesirable if the switches 18 are operated relatively rarely.
  • the content of the shift register can initially remain undeleted during the interrogation cycle by unlocking the interrogation pulse from the erase line 28 '- as shown in FIG. 2 - AND gates 32.1, 32.2, ..., 32.n, which between Output lines 16.1, 16.2, ..., 16.n and the switches 18.1, 18.2, ..., 18.n are connected.
  • the number of switches 18 with indicator lights 20 are not limited to the four or three shown.
  • the shift register 14 is commercially available; if there are more switches than the storage capacity of the shift register, additional shift registers can be added.
  • the interrogation pulse on the erase line 28 need only be generated approximately every 100 ms, for the duration of a sequence.
  • switch interrogation pulse briefly replaces all lamps 20 under operating voltage, but that the pulse duty factor is far too low to make the lamps light up, of course with the exception of the lamp which is intended to indicate the typed switch anyway.
  • circuit arrangement described eliminates the need for additional flip-flops, which are usually connected downstream of mechanical switches because of any contact bouncing.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Electronic Switches (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Keying Circuit Devices (AREA)

Description

Die Erfindung betrifft eine Schaltungsanordnung mit einem Tastschalterblock. Unter einem Tastschalterblock. Unter einem Tastschalterblock soll eine Gruppe von Schaltern (mindestens zwei) verstanden werden, deren Kontakt nur während des Betätigens (Antippens) geschlossen wird, wobei die Schalter funktionell so verknüpft sind. daß nur der jeweils zuletzt betätigte « gilt », die übrigen aber daraufhin « ungültig werden. Die Schalter sind also nicht mechanisch, sondern elektrisch gegeneinander verriegelt. Damit der Benutzer erkennen kann, welcher Schalter als betätigt angenommen wird, ist jedem Schalter eine Kontroll-Lampe zugeordnet.The invention relates to a circuit arrangement with a key switch block. Under a push button block. A key switch block is to be understood as a group of switches (at least two), the contact of which is closed only during actuation (tapping), the switches being functionally linked in this way. that only the last actuated "applies", but the others "then become invalid." The switches are therefore not interlocked mechanically, but electrically. A control lamp is assigned to each switch so that the user can recognize which switch is assumed to be actuated.

Derartige Tastschalterblöcke finden sich beispielsweise in elektronischen Musikinstrumenten ; mittels der Schalter wird beispielsweise die Klangfarbe der Töne verändert, um unterschiedliche konventionelle Musikinstrumente zu simulieren.Such key switch blocks can be found, for example, in electronic musical instruments; Using the switches, for example, the timbre of the tones is changed in order to simulate different conventional musical instruments.

Es ist bekannt, jeder Kontroll-Lampe eine der parallelen Ausgänge eines Schieberegisters zuzuordnen. Von einer Steuereinheit werden Binärdaten seriell durch das Schieberegister geschoben, um sie zu einer gesteuerten Baugruppe, etwa Filtern, Speichern usw. zu übertragen. An den Registerausgängen steht jedoch ständig der Speicherinhalt in Form von hohem oder niedrigem Pegel, und alle Lampen hängen mit einem Eingang an einer Sammelschiene. Wenn diese beispielsweise hohen Pegel führt, entspricht einem Binärausgang « O des Registers die aufleuchtende Lampe ; alle andern Ausgänge führen dann ebenfalls hohen Pegel, so daß über den andern Lampen keine Potentialdifferenz steht.It is known to assign one of the parallel outputs of a shift register to each control lamp. Binary data are shifted serially through the shift register by a control unit in order to transmit them to a controlled assembly, such as filtering, storing, etc. At the register outputs, however, the memory content is always in the form of high or low levels, and all lamps are connected to an input on a busbar. If, for example, this leads to a high level, the illuminating lamp corresponds to a binary output «O of the register; all other outputs then also have a high level, so that there is no potential difference above the other lamps.

Wenn von diesem Betriebszustand ausgehend (einer der Tastschalter war betätigt worden, die Steuereinheit hat entsprechende Binärdaten geliefert und das Schieberegister entsprechend geladen) ein anderer Schalter getippt wird, muß dies der Steuereinheit rückgemeldet werden, damit diese das Schieberegister entsprechend umlädt. - Man könnte natürlich von jedem einzelnen Schalter eine Leitungsverbindung zur Steuereinheit führen oder die Schalter mit einem gesonderten Multiplexer abfragen, doch würde dies insbesondere bei einer großen Anzahl von Schaltern im Schalterblock einen erheblichen Aufwand bedingen.If, starting from this operating state (one of the pushbutton switches was actuated, the control unit supplied the corresponding binary data and the shift register was loaded accordingly), another switch is tapped, this must be reported back to the control unit so that it reloads the shift register accordingly. - Of course, one could lead a line connection from each individual switch to the control unit or query the switches with a separate multiplexer, but this would require considerable effort, in particular with a large number of switches in the switch block.

Aufgabe der Erfindung ist es, eine Schaltungsanordnung mit den im Oberbegriff des Anspruchs 1 angegebenen Merkmalen zu schaffen, bei der die Abfrage der Schalter mit einem Minimum an Aufwand, insbesondere hinsichtlich der Verdrahtung und unter weitgehender Verwendung der vorhandenen Bauteile ermöglicht ist.The object of the invention is to provide a circuit arrangement with the features specified in the preamble of claim 1, in which the switch can be queried with a minimum of effort, in particular with regard to the wiring and with extensive use of the existing components.

Die gemäß der Erfindung vorgesehene Lösung dieser Aufgabe ergibt sich aus dem kennzeichnenden Teil des Anspruchs 1 ; die Unteransprüche definieren zweckmäßige und vorteilhafte ..Weiterbildungen der Erfindung.The solution to this problem provided according to the invention results from the characterizing part of claim 1; the subclaims define expedient and advantageous developments of the invention.

Man kann aus der detaillierten Beschreibung der Ausführungsbeispiele entnehmen, daß nur vier oder sogar nur drei Leitungen zwischen der Steuereinheit und dem Tastschalterblock benötigt werden, je nachdem, wieviel Datenverarbeitungskapazität die Steuereinheit zur Verfügung stellen kann. Auf weitere Vorteile wird im Laufe der folgenden Beschreibung hingewiesen.It can be seen from the detailed description of the exemplary embodiments that only four or even only three lines are required between the control unit and the key switch block, depending on how much data processing capacity the control unit can provide. Further advantages are pointed out in the course of the following description.

Der Gegenstand der Erfindung wird nachstehend unter Bezugnahme auf die beigefügten Zeichnungen im einzelnen erläutert.

  • Figur 1 ist eine schematische Darstellung der Schaltungsanordnung gemäß der Erfindung, und
  • Figur 2 zeigt eine abgewandelte Ausführungsform der Anordnung nach Fig. 1 in analoger Darstellung.
The object of the invention is explained in detail below with reference to the accompanying drawings.
  • Figure 1 is a schematic representation of the circuit arrangement according to the invention, and
  • Figure 2 shows a modified embodiment of the arrangement of FIG. 1 in an analog representation.

Die Steuereinheit 10 liefert seriell Eingangsdaten über Leitung 12 an ein Schieberegister 14. Nachdem das Schieberegister einmal durchgetaktet ist, stehen die binären Daten auf den Leseausgängen 16.1, 16.2, ... 16.n des Schieberegisters 14. Es sei angenommen, daß einem zuletzt betätigten Schalter 18.1, 18.2, ..., 18.n ein Pegel « O auf der zugeordneten Ausgangsleitung 16 zugeordnet sei ; die Ausgänge 16 sind mit der jeweils zu dem Schalter gehörenden, z. B. in seiner Taste angeordneten Lampe 20.1, 20.2, ..., 20.n verbunden. Da die anderen Klemmen der Lampen 20 gemeinsam an einer hohen Pegel « V » führenden Schiene 22 liegen, leuchtet die betreffende Lampe auf.The control unit 10 serially delivers input data via line 12 to a shift register 14. After the shift register has been clocked through once, the binary data are on the read outputs 16.1, 16.2, ... 16.n of the shift register 14. It is assumed that one was actuated last Switches 18.1, 18.2, ..., 18.n are assigned a level “O” on the assigned output line 16; the outputs 16 are associated with the switch, for. B. in his button arranged lamp 20.1, 20.2, ..., 20.n connected. Since the other terminals of the lamps 20 are together on a rail 22 which carries a high level “V”, the lamp in question lights up.

Die Schalter 18 sind mit Arbeitskontakten ausgestattet. Ihre eine Klemme ist mit dem zugeordneten Ausgang 16 des Schieberegisters 14 verbunden, während die andere Klemme, mit einer Signalisierleitung 24 verbunden, beim Betätigen des Schalters durch Antippen kurzzeitig mit der ersten durchverbunden wird. Die Signalisierleitung 24 liegt in den Schalter-Betätigungspausen über einen Vorwiderstand 26 ebenfalls an dem hohen Pegel V.The switches 18 are equipped with work contacts. One of the terminals is connected to the assigned output 16 of the shift register 14, while the other terminal, connected to a signaling line 24, is briefly connected to the first one by tapping the switch. The signaling line 24 is also in the switch actuation pauses via a series resistor 26 at the high level V.

Um festzustellen, ob ein Schalter angetippt wird, und welcher das ist, werden von der Steuereinheit 10 aus über die Löschleitung 28 in bestimmten zeitlichen Abständen die Inhalte des Schieberegisters 14 gelöscht, so daß an allen Ausgängen 16 gleichzeitig der Pegel O steht. Ist zu diesem Zeitpunkt irgendeiner der Schalter 18x geschlossen, erscheint auf der Signalisierleitung 24 demgemäß der Pegel « O ». Daraufhin beginnt die Steuereinheit, Hochpegelbits durch das Schieberegister zu schieben, wobei die Verschiebung durch den Takt auf Leitung 30 vorgesehen ist, und zwar solange, bis beim nächsten Zyklus wieder dieselbe Ausgangsleitung 16x abgefragt wird. Über den noch geschlossenen Schalter gelangt dann ein V-Pegel auf Signalisierleitung 24, und die Anzahl der Hochpegelbits, die bis dahin ab Beginn des Schiebezyklus von der Steuereinheit erzeugt worden sind, identifiziert die Position des betreffenden Schalters 18x in der seriellen Datenfolge am Ausgang des Schieberegisters.In order to determine whether a switch is tapped, and which one is, the control unit 10 deletes the contents of the shift register 14 at certain time intervals via the erase line 28, so that the level O is present at all outputs 16 at the same time. If at this point in time any of the switches 18 x is closed, the "O" level accordingly appears on the signaling line 24. The control unit then begins to shift high-level bits through the shift register, the shift being provided by the clock on line 30 until the same output line is polled again 16 times in the next cycle. A V-level then reaches signaling line 24 via the still closed switch, and the number of high-level bits that have been generated by the control unit from the beginning of the shift cycle identifies the position of the relevant switch 18 x in the serial data sequence at the output of the Shift registers.

Anstelle des Abfragesignals auf der Löschleitung 28 kann man auch von der Steuereinheit 10 aus einen Schiebezyklus lang Nullen über den seriellen Dateneingang geben, bis auf der Signalisierleitung, wie zuvor, der Nullpegel über den Schalter 18x durchgeschaltet wird. Damit wird die Anzahl der Leitungen von vier auf drei verringert, doch vergrößert sich der Aufwand in der Steuereinheit wegen der größeren Zahl der zu verarbeitenden Daten.Instead of the interrogation signal on the erase line 28, the control unit 10 can also give zeros for a shift cycle over the serial data input until, as before, the zero level is switched through the switch 18 x on the signaling line. This reduces the number of lines from four to three, but increases the effort in the control unit due to the larger number of data to be processed.

Bei dem insoweit beschriebenen Ausführungsbeispiel wird bei jedem Abfragevorgang der Inhalt des Schieberegisters gelöscht und wird neu aufgebaut. Dies ist natürlich dann unerwünscht, wenn die Schalter 18 relativ selten betätigt werden. Um die Steuereinheit zu entlasten, kann der Inhalt des Schieberegisters beim Abfragezyklus zunächst ungelöscht bleiben, indem der Abfrageimpuls von Löschleitung 28' - wie in Fig. 2 dargestellt - UND-Gatter 32.1, 32.2, ..., 32.n entsperrt, die zwischen Ausgangsleitungen 16.1, 16.2, ..., 16.n und die Schalter 18.1, 18.2, ..., 18.n gelegt sind.In the exemplary embodiment described so far, the content of the shift register is deleted with each interrogation process and is rebuilt. Of course, this is undesirable if the switches 18 are operated relatively rarely. In order to relieve the control unit, the content of the shift register can initially remain undeleted during the interrogation cycle by unlocking the interrogation pulse from the erase line 28 '- as shown in FIG. 2 - AND gates 32.1, 32.2, ..., 32.n, which between Output lines 16.1, 16.2, ..., 16.n and the switches 18.1, 18.2, ..., 18.n are connected.

Es versteht sich, daß die Anzahl der Schalter 18 mit Kontrollampen 20 nicht auf die dargestellten vier bzw. drei beschränkt sind. Das Schieberegister 14 ist handelsüblich ; sind mehr Schalter vorhanden, als der Speicherkapazität des Schieberegisters entspricht, können weitere Schieberegister nachgeschaltet werden.It is understood that the number of switches 18 with indicator lights 20 are not limited to the four or three shown. The shift register 14 is commercially available; if there are more switches than the storage capacity of the shift register, additional shift registers can be added.

Der Abfrageimpuls auf der Löschleitung 28 braucht im obenerwähnten Anwendungsfall nur etwa alle 100 ms erzeugt zu werden, und zwar für die Dauer einer Sequenz.In the above-mentioned application, the interrogation pulse on the erase line 28 need only be generated approximately every 100 ms, for the duration of a sequence.

Werden versehentlich gleichzeitig mehrere Tastschalter 18 gedrückt, so wird der in der Schiebesequenz letzte als derjenige identifiziert, der als betätigt gelten soll, wie man leicht einsieht.If several pushbutton switches 18 are accidentally pressed at the same time, the last one in the sliding sequence is identified as the one that is to be regarded as actuated, as one can easily see.

Es ist anzumerken, daß der Schalterabfrageimpuls zwar alle Lampen 20 kurzzeitig unter Betriebsspannung ersetzt, daß aber das Tastverhältnis viel zu gering ist, um die Lampen zum Aufleuchten zu bringen, natürlich mit Ausnahme derjenigen Lampe, die ohnehin den getippten Schalter anzeigen soll.It should be noted that the switch interrogation pulse briefly replaces all lamps 20 under operating voltage, but that the pulse duty factor is far too low to make the lamps light up, of course with the exception of the lamp which is intended to indicate the typed switch anyway.

Ferner ist zu erwähnen, daß die beschriebene Schaltungsanordnung zusätzliche Kippkreise überflüssig macht, die mechanischen Schaltern üblicherweise wegen etwaigen Kontaktprellens nachgeschaltet werden.It should also be mentioned that the circuit arrangement described eliminates the need for additional flip-flops, which are usually connected downstream of mechanical switches because of any contact bouncing.

Ein Äquivalent zur Ausführungsform nach Fig. 2 ist die Verwendung eines TRISTATE-Schieberegisters mit dem Vorteil, daß die unmittelbare bequeme Verbindung Lampe-Schalter wie in Fig. 1 dann ebenfalls möglich ist.An equivalent to the embodiment according to FIG. 2 is the use of a TRISTATE shift register with the advantage that the direct, convenient connection lamp-switch as in FIG. 1 is then also possible.

Claims (4)

1. Switching circuit with a shift register the data outputs of which are connected with signal lamps, with which, in each case, a key is associated, and with a control unit for the sequential control of the shift register for the transmission of its contents to an output channel, characterized in that each key (18) is coupled by means of one terminal to the data output (16) of the associated lamp (20), and by means of the other terminal to a signalling lead (24) conducting a binary level (V), in that the control unit (10) is designed for the application of the other binary level (0) at specific time intervals on the terminal of the key (18) coupled at the data output, wherein this terminal of an actuated key is switched through to the signalling lead (24), and the control unit then applies bits with the first binary level (V) onto the serial data input (12) of the shift register (14) until the latter appears, via the data output (16) of the shift register (14) associated with the still closed key, on the signalling lead (24), so that the number of bits with the first binary level (V) identifies the position of the actuated key in the shift sequence.
2. Switching circuit according to Claim 1, characterized in that the control unit (10) is designed to apply the other binary level (0) simultaneously to all keys (18) via a reset lead (28), the store content of the shift register (14) being simultaneously reset.
3. Switching circuit according to Claim 1, characterized in that the control circuit (10) is designed to apply bits of the other binary level (0) during specific shift sequences at the data imput (12) of the shift register.
4. Switching circuit according to Claim 1, characterized in that between the data outputs (16) of the shift register (14) and the keys (18) there is disposed in each instance an AND-gate (32) to the unlocking input of which the reset lead (28') is coupled.
EP82101939A 1981-04-29 1982-03-11 Switching circuit with a block of keys Expired EP0063686B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19813116941 DE3116941A1 (en) 1981-04-29 1981-04-29 "CIRCUIT ARRANGEMENT WITH A KEY SWITCH BLOCK"
DE3116941 1981-04-29

Publications (2)

Publication Number Publication Date
EP0063686A1 EP0063686A1 (en) 1982-11-03
EP0063686B1 true EP0063686B1 (en) 1984-09-05

Family

ID=6131047

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82101939A Expired EP0063686B1 (en) 1981-04-29 1982-03-11 Switching circuit with a block of keys

Country Status (4)

Country Link
US (1) US4484180A (en)
EP (1) EP0063686B1 (en)
JP (1) JPS57189195A (en)
DE (2) DE3116941A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3241492C2 (en) * 1982-11-10 1986-04-24 Dr. Rainer Böhm GmbH & Co KG, 4950 Minden Circuit arrangement for controlling and checking the switching states of electronic switches in a plurality of switch groups
US4727357A (en) * 1984-06-08 1988-02-23 Amtel Communications, Inc. Compact keyboard system
US4691143A (en) * 1986-09-05 1987-09-01 Aero-Metric General, Inc. Circuit status indicating device with improved switch on/off detection capability
DE3632741A1 (en) * 1986-09-26 1988-03-31 Stahl R Schaltgeraete Gmbh Explosion-protected display arrangement
DE3941319A1 (en) * 1989-12-14 1991-06-27 Sick Optik Elektronik Erwin Monitoring switch for machine control - sending binary coded monitoring signal to monitored contact and comparing returned signal with original
EP0483829A3 (en) * 1990-10-31 1992-12-23 Oki Electric Industry Co., Ltd. Control circuit for operating panel
US5280742A (en) * 1991-10-28 1994-01-25 Vergara Florentino S Musical drum with lighting effects
US5451879A (en) * 1992-08-14 1995-09-19 Moore; Clayton K. Electromechanical relay monitoring system with status clocking
US6791479B2 (en) 2001-03-30 2004-09-14 Visteon Global Technologies, Inc. System for logic state detection

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3765015A (en) * 1971-09-20 1973-10-09 Data General Corp Switch monitoring circuitry
JPS5319374B2 (en) * 1973-04-03 1978-06-20
JPS5086929A (en) * 1973-11-30 1975-07-12
JPS5818180Y2 (en) * 1975-09-27 1983-04-13 シャープ株式会社 Niyuuriyokusouchi
JPS53126216A (en) * 1977-04-11 1978-11-04 Casio Comput Co Ltd Key input circuit
CA1095752A (en) * 1977-09-12 1981-02-17 Osamu Hamada Tone generator for electrical music instrument

Also Published As

Publication number Publication date
DE3116941A1 (en) 1982-11-25
JPS57189195A (en) 1982-11-20
EP0063686A1 (en) 1982-11-03
DE3260644D1 (en) 1984-10-11
US4484180A (en) 1984-11-20

Similar Documents

Publication Publication Date Title
DE2724759A1 (en) DEVICE FOR DISTRIBUTION OF ELECTRICAL ENERGY IN VEHICLES
DE2518561C3 (en) Device for generating arpeggio effects using an electronic musical instrument
EP0063686B1 (en) Switching circuit with a block of keys
DE2637063A1 (en) CHANNEL PROCESSOR
DE3321876C2 (en)
DE2045970A1 (en) Drive display device and display method
DE2409345C3 (en) Circuit free of switch bounce
EP0607630A1 (en) Circuit for delaying a useful signal
EP0069789A1 (en) Integrated circuit for a data input keyboard of an electronic apparatus
DE2061493A1 (en) Numerical display device for computers
DE2659291A1 (en) DEVICE FOR AUTOMATIC PLAYING OF SOUND ACCOMPANIMENT IN ELECTRONIC MUSICAL INSTRUMENTS
DE2837114C2 (en) Musical instrument
DE1524513A1 (en) Display system
DE2932926A1 (en) MULTIPLEX LINE EXCITERS
DE4111329C1 (en) Keyboard scanning appts. for detecting key depressions - identifies key from return line and from temporal location of pulse on line, using shift register and processor
DE2855918C3 (en) Procedure for shortening the delay time when triggering signal sequences by a key switch and a circuit arrangement for carrying out the method
DE2446692C3 (en) Keyboard for display devices
DE3418509A1 (en) Electronic apparatus having control elements
DE2706535A1 (en) Selective single signals or signal trains generation - uses push button switch for signal train transmission during preset time period
DE3637263C2 (en) Composite electronics
DE2308099C3 (en) Illuminated scale for receivers with electronic voting
DE3120640C2 (en)
DE977488C (en) Circuit arrangement for querying a specific, selectable number on an electronic number chain made up of bistable stages
DE3404239A1 (en) Device for predetermining adjustable time intervals
DE2739547C2 (en) Frequency divider with a binary counter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19820917

ITF It: translation for a ep patent filed
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IT NL

REF Corresponds to:

Ref document number: 3260644

Country of ref document: DE

Date of ref document: 19841011

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19890227

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19890329

Year of fee payment: 8

ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19890331

Year of fee payment: 8

Ref country code: GB

Payment date: 19890331

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19900311

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19901001

GBPC Gb: european patent ceased through non-payment of renewal fee
NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19901130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19901201

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST