DE884517C - Electrical signal receiver - Google Patents

Electrical signal receiver

Info

Publication number
DE884517C
DE884517C DES10944D DES0010944D DE884517C DE 884517 C DE884517 C DE 884517C DE S10944 D DES10944 D DE S10944D DE S0010944 D DES0010944 D DE S0010944D DE 884517 C DE884517 C DE 884517C
Authority
DE
Germany
Prior art keywords
bias
electrical signal
signal receiver
resistors
tapped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DES10944D
Other languages
German (de)
Inventor
Max Dr-Ing Elbe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to DES7257D priority Critical patent/DE874023C/en
Application filed by Siemens AG filed Critical Siemens AG
Priority to DES10944D priority patent/DE884517C/en
Application granted granted Critical
Publication of DE884517C publication Critical patent/DE884517C/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G11/00Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general
    • H03G11/002Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general without controlling loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q1/00Details of selecting apparatus or arrangements
    • H04Q1/18Electrical details
    • H04Q1/30Signalling arrangements; Manipulation of signalling currents
    • H04Q1/44Signalling arrangements; Manipulation of signalling currents using alternate current
    • H04Q1/444Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies
    • H04Q1/446Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies using one signalling frequency
    • H04Q1/4465Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies using one signalling frequency the same frequency being used for all signalling information, e.g. A.C. nr.9 system

Description

Die Erfindung betrifft einen elektrischen Signalempfänger; bei dem beim Empfang anderer Nachrichtenfrequenzen die Signalvorrichtung durch auf diese Frequenzen ansprechende Mittel unwirksam gemacht ist, mit einer amplitudenab'hängigen Gegenkopplung über eine Anordnung von nichtlinearen, Widerständen mit negativer Gleichstromvorspannun:g nach dem Patent 87402,3. Die negative Vorspannung wurde bei der Anordnung nach dem Patent 874023 angewandt, um die Arbeitskurve der Regelung steiler zu gestalten. Um an Einzelteilen und Betriebsleistung zu sparen, sollen nun gemäß der vorliegenden Erfindung die nichtlinearen Widerstände ihre Vorspannung durch den Spannungsabfall an einem Kathodenwiderstand der Empfangsverstärkerrähre erhalten, an dem auch die Gittervorspannung .dieser Röhre abgegriffen ist. Insbesondere ist dabei der Kathodenwiderstand als Spannungsteiler ausgebildet, wobei für die Gittervorspannung und ,die Vorspannung der nichtlinearen Widerstände verschiedene Spannungen abgegriffen werden können.The invention relates to an electrical signal receiver; in which the signal device is rendered ineffective by means that respond to these frequencies when receiving other message frequencies, with an amplitude-dependent negative feedback via an arrangement of non-linear resistors with negative DC bias voltage: g according to patent 87402.3. The negative bias was used in the arrangement according to patent 874023 in order to make the working curve of the control steeper. In order to save on individual parts and operating power, according to the present invention, the non-linear resistors should get their bias voltage from the voltage drop across a cathode resistor of the receiving amplifier tube, from which the grid bias voltage .dieser tube is tapped. In particular, the cathode resistor is designed as a voltage divider, with different voltages being able to be tapped off for the grid bias and the bias of the non-linear resistors.

In den Fig. i und 2 sind Ausführungsbeispiele der Erfindung dargestellt. Das an den Klemmen i, 2 ankommende Nachrichtenband wird über den Vorübertrager hÜ -,der Verstärkerröhre V zugeführt. Über den im Anodenkreis der Verstärkerröhre angeordneten Ausgangsübertrager NU wird es den Ausgangsklemmen 3, 4 zugeleitet, an die die nicht dargestellten Signalvorrichtungen angeschlossen sind. Als nichtlineare Widerstandsanordnung dient die aus entgegengesetzt parallel geschalteten Trockengleichrichtern bestehende Anordnung Gl, ,die in Reihe mit einer niederohmigen Wicklung des Nachübertragers NÜ parallel zu der hochohmi.gen Sekundärwicklung des Vorübertragers VÜ liegt. Um die Gleichrichter in ihrer Durchlaßrichtung negativ vorzuspannen, ist bei dem Beispiel nach Fig. i .der Kathodenwiderstand R' benutzt, an dem auch die Gittervorspannung der Röhre V abgegriffen ist. Bei .dem Ausführungsbeispiel nach Fig. 2 ist der Kathodenwiderstand durch den Spannungsteiler aus den Widerständen R' und R" gebildet, um die Gleichrichtervorspannung zu vergrößern. Die Gittervorsp.annung ist hierbei nur am Widerstand R' abgenommen, während die Gleichstromvorspannung der Gleichrichteranordnung am gesamten Spannungsteiler abgegriffen wird. Bei den dargestellten Anordnungen werden also zur Erzeugung der benötigten Vorspannung für die Gleichrichteranordnung keine besonderen Widerstände erforderlich. Damit entfällt aber auch der zusätzliche Querstrom durch einen beispielsweise bei der Anordnung nach dem Patent 874023 angewendeten Spannungsteiler.Exemplary embodiments of the invention are shown in FIGS. The message tape arriving at terminals i, 2 is fed to the amplifier tube V via the pre-transmitter hÜ -. Via the output transformer NU arranged in the anode circuit of the amplifier tube, it is fed to the output terminals 3, 4 to which the signal devices (not shown) are connected. The non-linear resistor arrangement is the arrangement Gl, which consists of dry rectifiers connected in opposite directions and which is in series with a low-resistance winding of the secondary transformer NÜ and parallel to the high-resistance secondary winding of the primary transformer VÜ. In order to bias the rectifiers negatively in their forward direction, the cathode resistor R 'is used in the example according to FIG. In the embodiment according to FIG. 2, the cathode resistor is formed by the voltage divider from resistors R 'and R "in order to increase the rectifier bias voltage divider is sensed. in the illustrated arrangements, so no special resistors are required to generate the required bias voltage for the rectifier arrangement. but this also eliminates the additional cross-flow through an applied example, in the arrangement according to the Patent 874023 voltage divider.

Claims (2)

PATENTANSPRÜCHE: i. Elektrischer Signalempfänger, bei dem beim Empfang anderer Nachrichtenfrequenzen die Signalvorrichtung ,durch auf diese Frequenzen ansprechende Mittel unwirksam gemacht ist, mit einer Anordnung von nichtlinearen Widerständen mit negativer Gleicbstromvorspannung nach Patent 874023, dadurch gekennzeichnet, daß die nichtlinearen Widerstände ihre Vorspannung durch den Spannungsabfall an einem Kathodenwiderstand (R') der Empfangsverstärkerröhre (V) erhalten, an dem auch die Gittervorspannung dieser Röhre abgegriffen ist. PATENT CLAIMS: i. Electrical signal receiver in which when receiving other message frequencies the signaling device, through on these frequencies responsive means is rendered ineffective, with an array of nonlinear ones Resistors with negative DC bias according to patent 874023, characterized in that that the non-linear resistors their bias voltage due to the voltage drop a cathode resistor (R ') of the receiving amplifier tube (V), at which also the grid bias of this tube is tapped. 2. Elektrischer Signalempfänger nach Anspruch i, dadurch gekennzeichnet, daß der Kathodenwiderstand als Spannungsteiler (R', R") ausgebildet ist und für die Gittervorspannung und die Vorspannung der nichtlinearen Widerstände verschiedene Spannungen abgegriffen werden.2. Electrical signal receiver according to claim i, characterized in that the cathode resistor acts as a voltage divider (R ', R ") is formed and for the lattice bias and the bias of the nonlinear Resistors different voltages can be tapped.
DES10944D 1942-02-10 1943-01-06 Electrical signal receiver Expired DE884517C (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DES7257D DE874023C (en) 1942-02-10 1942-02-10 Electrical signal receiver
DES10944D DE884517C (en) 1942-02-10 1943-01-06 Electrical signal receiver

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DES7257D DE874023C (en) 1942-02-10 1942-02-10 Electrical signal receiver
DES10944D DE884517C (en) 1942-02-10 1943-01-06 Electrical signal receiver

Publications (1)

Publication Number Publication Date
DE884517C true DE884517C (en) 1953-07-27

Family

ID=34712151

Family Applications (2)

Application Number Title Priority Date Filing Date
DES7257D Expired DE874023C (en) 1942-02-10 1942-02-10 Electrical signal receiver
DES10944D Expired DE884517C (en) 1942-02-10 1943-01-06 Electrical signal receiver

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DES7257D Expired DE874023C (en) 1942-02-10 1942-02-10 Electrical signal receiver

Country Status (1)

Country Link
DE (2) DE874023C (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE956774C (en) * 1953-08-22 1957-01-24 Telefunken Gmbh Arrangement for suppressing the interference level in tone call receivers with amplitude-dependent negative feedback
DE1176180B (en) * 1956-11-07 1964-08-20 Fernseh Gmbh Circuit arrangement for limiting the amplitude of television signals
US3094670A (en) * 1959-10-09 1963-06-18 Central Electronics Inc Inverse clipping circuit

Also Published As

Publication number Publication date
DE874023C (en) 1953-04-20

Similar Documents

Publication Publication Date Title
EP0011711B1 (en) Test device for the stepwise indication of a measurement voltage
DE1268688B (en) Passive transistor double push-pull transverse modulator
DE884517C (en) Electrical signal receiver
DE2130154B2 (en) Device for simulating at least one direct current quantity
DE2455159A1 (en) RECTIFIER
DE1176188B (en) Circuit arrangement for converting amplitude-modulated pulses into width-modulated pulses
DE2555594A1 (en) ARRANGEMENT FOR CONTROL WITH POSITIVE SECURITY
DE857402C (en) Amplifier circuit whose degree of amplification is controlled by influencing the feedback
DE1192247C2 (en) CIRCUIT ARRANGEMENT FOR CONVERTING A TIME-LIMITED AC SIGNAL INTO A RECTANGULAR SIGNAL OF ABOUT THE SAME DURATION
DE729296C (en) Circuit arrangement for regulating the AC mains voltage when taking measurements on high frequency equipment
DE2423479C2 (en) Circuit arrangement in alternating current circuits in telecommunications
DE856164C (en) Electrical signal receiver
DE1275198B (en) Transistor bridge inverter
AT236146B (en) Circuit arrangement for an electronic digital amplifier
DE649354C (en) Protection device against overloads for inverters
DE909901C (en) Switching arrangement for converting currents or voltages into pulses, in particular for the purposes of remote measurement
DE1952011C3 (en) Circuit arrangement for the power amplification of pulses, in particular for electromagnetically controlled devices
DE1220289B (en) Receiving circuit for rapid changes in status, preferably capacity changes, responsive alarm devices
DE881210C (en) Process for the transmission of telegraphic characters in carrier flow telegraph systems with a changeable level
DE2843192A1 (en) Evaluation of reactive and effective alternator current components - using phase discriminator with peak transformers in MOS circuit
DE1095321B (en) Circuit arrangement for symmetrical voltage limitation of voltages of alternating polarity
DE1243780B (en) Electronic electricity meter
DE1169509B (en) Square wave generator based on the blocking oscillator principle
DE2608126A1 (en) Transistors excess voltage protection circuit - has diode in series with varistor connected in shunt with capacitor across transistor collector emitter circuit
DE1127944B (en) Circuit arrangement for an electronic digital amplifier