DE69929859D1 - Verfahren und Netzwerkgerät zur Pufferstrukturerzeugung in einem gemeinsamen Speicher - Google Patents

Verfahren und Netzwerkgerät zur Pufferstrukturerzeugung in einem gemeinsamen Speicher

Info

Publication number
DE69929859D1
DE69929859D1 DE69929859T DE69929859T DE69929859D1 DE 69929859 D1 DE69929859 D1 DE 69929859D1 DE 69929859 T DE69929859 T DE 69929859T DE 69929859 T DE69929859 T DE 69929859T DE 69929859 D1 DE69929859 D1 DE 69929859D1
Authority
DE
Germany
Prior art keywords
network device
shared memory
buffer structure
structure generation
generation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69929859T
Other languages
English (en)
Inventor
Christian D Kasper
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Application granted granted Critical
Publication of DE69929859D1 publication Critical patent/DE69929859D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DE69929859T 1998-09-30 1999-09-28 Verfahren und Netzwerkgerät zur Pufferstrukturerzeugung in einem gemeinsamen Speicher Expired - Lifetime DE69929859D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/163,953 US6526451B2 (en) 1998-09-30 1998-09-30 Method and network device for creating circular queue structures in shared memory

Publications (1)

Publication Number Publication Date
DE69929859D1 true DE69929859D1 (de) 2006-04-20

Family

ID=22592343

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69929859T Expired - Lifetime DE69929859D1 (de) 1998-09-30 1999-09-28 Verfahren und Netzwerkgerät zur Pufferstrukturerzeugung in einem gemeinsamen Speicher

Country Status (4)

Country Link
US (1) US6526451B2 (de)
EP (1) EP1014648B1 (de)
JP (1) JP2000200241A (de)
DE (1) DE69929859D1 (de)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6560652B1 (en) * 1998-11-20 2003-05-06 Legerity, Inc. Method and apparatus for accessing variable sized blocks of data
US6606704B1 (en) * 1999-08-31 2003-08-12 Intel Corporation Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode
US6983350B1 (en) 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US6532509B1 (en) 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) * 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US6661794B1 (en) * 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
US7480706B1 (en) * 1999-12-30 2009-01-20 Intel Corporation Multi-threaded round-robin receive for fast network port
US6952824B1 (en) * 1999-12-30 2005-10-04 Intel Corporation Multi-threaded sequenced receive for fast network port stream of packets
US7330904B1 (en) * 2000-06-07 2008-02-12 Network Appliance, Inc. Communication of control information and data in client/server systems
US7352770B1 (en) * 2000-08-04 2008-04-01 Intellon Corporation Media access control protocol with priority and contention-free intervals
US7469297B1 (en) * 2000-08-04 2008-12-23 Intellon Corporation Mechanism for using a quasi-addressed response to bind to a message requesting the response
US6947416B1 (en) * 2000-12-13 2005-09-20 Cisco Technology, Inc. Generalized asynchronous HDLC services
GB2371641B (en) * 2001-01-27 2004-10-06 Mitel Semiconductor Ltd Direct memory access controller for circular buffers
US6721826B2 (en) * 2001-09-25 2004-04-13 Lsi Logic Corporation Buffer partitioning for managing multiple data streams
US7126952B2 (en) * 2001-09-28 2006-10-24 Intel Corporation Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US20030065735A1 (en) * 2001-10-02 2003-04-03 Connor Patrick L. Method and apparatus for transferring packets via a network
US6912602B2 (en) * 2001-11-20 2005-06-28 Broadcom Corporation System having two or more packet interfaces, a switch, and a shared packet DMA circuit
US7269661B2 (en) * 2002-02-12 2007-09-11 Bradley Richard Ree Method using receive and transmit protocol aware logic modules for confirming checksum values stored in network packet
US7213074B2 (en) * 2002-06-12 2007-05-01 Bradley R Ree Method using receive and transmit protocol aware logic modules for confirming checksum values stored in network packet
US7471688B2 (en) * 2002-06-18 2008-12-30 Intel Corporation Scheduling system for transmission of cells to ATM virtual circuits and DSL ports
US7826466B2 (en) * 2002-06-26 2010-11-02 Atheros Communications, Inc. Communication buffer scheme optimized for VoIP, QoS and data networking over a power line
US7120847B2 (en) * 2002-06-26 2006-10-10 Intellon Corporation Powerline network flood control restriction
US8149703B2 (en) * 2002-06-26 2012-04-03 Qualcomm Atheros, Inc. Powerline network bridging congestion control
US20040024904A1 (en) * 2002-07-31 2004-02-05 Dimambro Francesco R. Load balancing packet transmission among multiple transmit rings
US7113985B2 (en) * 2002-10-15 2006-09-26 Intel Corporation Allocating singles and bursts from a freelist
US7433307B2 (en) * 2002-11-05 2008-10-07 Intel Corporation Flow control in a network environment
KR100506062B1 (ko) * 2002-12-18 2005-08-05 주식회사 하이닉스반도체 복합형 메모리 장치
US7689738B1 (en) 2003-10-01 2010-03-30 Advanced Micro Devices, Inc. Peripheral devices and methods for transferring incoming data status entries from a peripheral to a host
US6963946B1 (en) 2003-10-01 2005-11-08 Advanced Micro Devices, Inc. Descriptor management systems and methods for transferring data between a host and a peripheral
US7826614B1 (en) 2003-11-05 2010-11-02 Globalfoundries Inc. Methods and apparatus for passing initialization vector information from software to hardware to perform IPsec encryption operation
US8090857B2 (en) * 2003-11-24 2012-01-03 Qualcomm Atheros, Inc. Medium access control layer that encapsulates data from a plurality of received data units into a plurality of independently transmittable blocks
US7499399B2 (en) * 2003-12-12 2009-03-03 Intel Corporation Method and system to determine whether a circular queue is empty or full
US7660327B2 (en) * 2004-02-03 2010-02-09 Atheros Communications, Inc. Temporary priority promotion for network communications in which access to a shared medium depends on a priority level
US7533154B1 (en) 2004-02-04 2009-05-12 Advanced Micro Devices, Inc. Descriptor management systems and methods for transferring data of multiple priorities between a host and a network
US7715425B2 (en) * 2004-02-26 2010-05-11 Atheros Communications, Inc. Channel adaptation synchronized to periodically varying channel
US7606236B2 (en) * 2004-05-21 2009-10-20 Intel Corporation Forwarding information base lookup method
US7636370B2 (en) * 2005-03-03 2009-12-22 Intellon Corporation Reserving time periods for communication on power line networks
US7716388B2 (en) * 2005-05-13 2010-05-11 Texas Instruments Incorporated Command re-ordering in hub interface unit based on priority
US8175190B2 (en) 2005-07-27 2012-05-08 Qualcomm Atheros, Inc. Managing spectra of modulated signals in a communication network
US7822059B2 (en) 2005-07-27 2010-10-26 Atheros Communications, Inc. Managing contention-free time allocations in a network
US9137212B2 (en) * 2006-12-04 2015-09-15 Oracle America, Inc. Communication method and apparatus using changing destination and return destination ID's
WO2008141165A1 (en) * 2007-05-10 2008-11-20 Intellon Corporation Managing distributed access to a shared medium
JP4854598B2 (ja) * 2007-05-31 2012-01-18 三菱電機株式会社 データ転送制御装置
US7970927B1 (en) 2009-12-31 2011-06-28 Qlogic, Corporation Concurrent transmit processing
US8660013B2 (en) 2010-04-12 2014-02-25 Qualcomm Incorporated Detecting delimiters for low-overhead communication in a network
CN102693198B (zh) * 2012-05-12 2015-03-25 北京忆恒创源科技有限公司 Dma传输方法及系统
US8891605B2 (en) 2013-03-13 2014-11-18 Qualcomm Incorporated Variable line cycle adaptation for powerline communications
US9971397B2 (en) 2014-10-08 2018-05-15 Apple Inc. Methods and apparatus for managing power with an inter-processor communication link between independently operable processors
US10050843B2 (en) * 2015-02-18 2018-08-14 Netspeed Systems Generation of network-on-chip layout based on user specified topological constraints
US9864728B2 (en) * 2015-05-29 2018-01-09 Netspeed Systems, Inc. Automatic generation of physically aware aggregation/distribution networks
US10164911B2 (en) * 2015-11-20 2018-12-25 Cisco Technology, Inc. Shim layer used with a virtual machine virtual NIC and a hardware platform physical NIC
US10585689B1 (en) * 2017-12-20 2020-03-10 Cisco Technology, Inc. Shared memory interface for application processes
US10331612B1 (en) 2018-01-09 2019-06-25 Apple Inc. Methods and apparatus for reduced-latency data transmission with an inter-processor communication link between independently operable processors
US10430352B1 (en) 2018-05-18 2019-10-01 Apple Inc. Methods and apparatus for reduced overhead data transfer with a shared ring buffer
US10585699B2 (en) * 2018-07-30 2020-03-10 Apple Inc. Methods and apparatus for verifying completion of groups of data transactions between processors
CN109766187A (zh) * 2019-01-10 2019-05-17 烽火通信科技股份有限公司 网络数据包高速处理转发方法及系统
DE102019131603A1 (de) * 2019-11-22 2021-05-27 WAGO Verwaltungsgesellschaft mit beschränkter Haftung Vorrichtung und verfahren zur gepufferten übertragung von daten
US11436172B2 (en) * 2020-09-16 2022-09-06 Hughes Network Systems, Llc Data frame interface network device
CN117407356B (zh) * 2023-12-14 2024-04-16 芯原科技(上海)有限公司 基于共享内存的核间通信方法、装置、存储介质及终端

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0365731B1 (de) * 1988-10-28 1994-07-27 International Business Machines Corporation Verfahren und Vorrichtung zur Nachrichtenübertragung zwischen Quellen- und Zielanwender durch einen anteilig genutzten Speicher
US4953157A (en) 1989-04-19 1990-08-28 American Telephone And Telegraph Company Programmable data packet buffer prioritization arrangement
US5136582A (en) 1990-05-29 1992-08-04 Advanced Micro Devices, Inc. Memory management system and method for network controller
US5299313A (en) 1992-07-28 1994-03-29 3Com Corporation Network interface with host independent buffer management
US5434976A (en) * 1992-09-28 1995-07-18 Standard Microsystems Corporation Communications controller utilizing an external buffer memory with plural channels between a host and network interface operating independently for transferring packets between protocol layers
US5606665A (en) * 1994-07-01 1997-02-25 Digital Equipment Corporation Buffer descriptor prefetch in network and I/O design
US5740448A (en) * 1995-07-07 1998-04-14 Sun Microsystems, Inc. Method and apparatus for exclusive access to shared data structures through index referenced buffers
US5765023A (en) * 1995-09-29 1998-06-09 Cirrus Logic, Inc. DMA controller having multiple channels and buffer pool having plurality of buffers accessible to each channel for buffering data transferred to and from host computer
US5781799A (en) * 1995-09-29 1998-07-14 Cirrus Logic, Inc. DMA controller arrangement having plurality of DMA controllers and buffer pool having plurality of buffers accessible to each of the channels of the controllers
US5828901A (en) * 1995-12-21 1998-10-27 Cirrus Logic, Inc. Method and apparatus for placing multiple frames of data in a buffer in a direct memory access transfer
US6061761A (en) * 1997-10-06 2000-05-09 Emc Corporation Method for exchanging logical volumes in a disk array storage device in response to statistical analyses and preliminary testing

Also Published As

Publication number Publication date
JP2000200241A (ja) 2000-07-18
US6526451B2 (en) 2003-02-25
EP1014648A3 (de) 2004-04-14
EP1014648A2 (de) 2000-06-28
US20020013821A1 (en) 2002-01-31
EP1014648B1 (de) 2006-02-15

Similar Documents

Publication Publication Date Title
DE69929859D1 (de) Verfahren und Netzwerkgerät zur Pufferstrukturerzeugung in einem gemeinsamen Speicher
DE69934117D1 (de) Verfahren und gerät zur rufübergabe in einem kommunikationssystem
DE69940825D1 (de) Verfahren und vorrichtung zur belastungsverteilung in einem netzwerk
DE69516441D1 (de) Verfahren zur Verwaltung eines Speicherpuffers in einem Netzwerkvideoanbietergerät
DE69941577D1 (de) Verfahren und gerät für leistungssteuerung in einem speicheruntersystem
DE69532254D1 (de) Verfahren und Gerät zur Kommunikationsverschlüsselung in einem Datennetz
DE10196641T1 (de) System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem
DE59708909D1 (de) Verfahren und anordnung zur datenübertragung in niederspannungsnetzen
DE60000172D1 (de) Verfahren und Vorrichtung für Lastverteilung in einem Weitbereichsnetz
DE69707752D1 (de) Verfahren und System zur Klassenspeicherung in einem Festspeicher
DE69920342D1 (de) Datenspeichervorrichtung und -verfahren
DE69740075D1 (de) Verfahren und Anordnung zur Kommunikationsbereitstellung in einem Rechnernetzwerk
DE69933417D1 (de) Vorrichtung und Verfahren zur routerfreien Schicht 3 Wegelenkung in einem Netz
DE69940643D1 (de) Verfahren und einrichtung zur ablösung von paketen in einem datennetz mit automatischer wiederholungsaufforderung
DE69603180D1 (de) Verfahren und vorrichtung zur freispeicherverwaltung und zum datenstrukturintegritätsschutz in nichtflüchtigen speichern
DE69838601D1 (de) Verfahren und Vorrichtung zum Erweitern eines on-chip FIFOs in einem lokalen Speicher
DE69942667D1 (de) Verfahren und vorrichtung zur ressourcenzugriffsverwaltung in einem hausnetzwerk
DE69908680D1 (de) Adaptervorrichtung mit einem lokalen Speicher und Verfahren zur Emulation in einem Prozessor
DE69836138D1 (de) Verfahren und einrichtung in einem fernmeldenetzwerk
DE69811622D1 (de) Verfahren und Vorrichtung zur Bandbreitenverwaltung in einem Datenübertragungsnetz
DE60036167D1 (de) Verfahren zur Verarbeitung von Geräteinformationen und Netzwerkgerät in einem Geräteinformationsverwaltungssystem
DE69738476D1 (de) Verfahren und Gerät für Anrufregistrierung in einem Speicher
DE69910558D1 (de) Verfahren und vorrichtungen zur synchronisierung in einem kommunikationsnetz
DE19881333T1 (de) System, Gerät und Verfahren zur Zeitplanung in einem Nachrichtenübertragungsnetzwerk
DE69911364D1 (de) Verfahren und Vorrichtung zur Parallelredundanz bei Halbleiterspeichern

Legal Events

Date Code Title Description
8332 No legal effect for de