US6212669B1
(en)
|
1997-11-05 |
2001-04-03 |
Fujitsu Limited |
Method for verifying and representing hardware by decomposition and partitioning
|
US6389374B1
(en)
*
|
1998-06-03 |
2002-05-14 |
Fujitsu Limited |
OBDD variable ordering using sampling based schemes
|
US6473885B1
(en)
*
|
1998-07-17 |
2002-10-29 |
Mentor Graphics Corporation |
Digital circuit layout techniques using circuit decomposition and pin swapping
|
US6360352B2
(en)
*
|
1998-07-17 |
2002-03-19 |
David E. Wallace |
Digital circuit layout techniques
|
US6532440B1
(en)
*
|
1998-10-16 |
2003-03-11 |
Fujitsu Limited |
Multiple error and fault diagnosis based on Xlists
|
US6397370B1
(en)
*
|
1998-12-18 |
2002-05-28 |
Candence Design Systems, Inc. |
Method and system for breaking complex Boolean networks
|
US6408424B1
(en)
*
|
1999-06-04 |
2002-06-18 |
Fujitsu Limited |
Verification of sequential circuits with same state encoding
|
US6484134B1
(en)
*
|
1999-06-20 |
2002-11-19 |
Intel Corporation |
Property coverage in formal verification
|
GB2398901A
(en)
*
|
1999-06-20 |
2004-09-01 |
Intel Corp |
Coverage measurement of a formal verification property in which covered states cause the property to fail if the value of an observed signal is changed
|
US6959272B2
(en)
*
|
1999-07-23 |
2005-10-25 |
Synopsys, Inc. |
Method and system for generating an ATPG model of a memory from behavioral descriptions
|
US6519660B1
(en)
*
|
1999-09-28 |
2003-02-11 |
International Business Machines Corporation |
Method, system and program products for determining I/O configuration entropy
|
US6986137B1
(en)
*
|
1999-09-28 |
2006-01-10 |
International Business Machines Corporation |
Method, system and program products for managing logical processors of a computing environment
|
US6745160B1
(en)
*
|
1999-10-08 |
2004-06-01 |
Nec Corporation |
Verification of scheduling in the presence of loops using uninterpreted symbolic simulation
|
US6536016B1
(en)
*
|
2000-07-27 |
2003-03-18 |
Lsi Logic Corporation |
Method and apparatus for locating constants in combinational circuits
|
US6643827B1
(en)
*
|
2000-09-30 |
2003-11-04 |
Intel Corporation |
Symbolic model checking with dynamic model pruning
|
US6587990B1
(en)
*
|
2000-10-01 |
2003-07-01 |
Lsi Logic Corporation |
Method and apparatus for formula area and delay minimization
|
US6820244B2
(en)
*
|
2001-02-09 |
2004-11-16 |
Sri International |
Methods for testing and programming nanoscale electronic devices
|
US6938223B2
(en)
*
|
2001-02-15 |
2005-08-30 |
Zenasis Technologies, Inc. |
Logic circuit having a functionally redundant transistor network
|
US6567959B2
(en)
*
|
2001-03-30 |
2003-05-20 |
Intel Corporation |
Method and device for verification of VLSI designs
|
US6912700B1
(en)
*
|
2001-06-06 |
2005-06-28 |
The United States Of America As Represented By The National Security Agency |
Method and system for non-linear state based satisfiability
|
US7110525B1
(en)
|
2001-06-25 |
2006-09-19 |
Toby Heller |
Agent training sensitive call routing system
|
US6609234B2
(en)
*
|
2001-06-29 |
2003-08-19 |
Intel Corporation |
Ordering binary decision diagrams used in the formal equivalence verification of digital designs
|
US7076407B2
(en)
*
|
2001-08-24 |
2006-07-11 |
Wayne Biao Liu |
Space reduction in compositional state systems
|
US6698003B2
(en)
*
|
2001-12-06 |
2004-02-24 |
International Business Machines Corporation |
Framework for multiple-engine based verification tools for integrated circuits
|
US20030115559A1
(en)
*
|
2001-12-13 |
2003-06-19 |
International Business Machines Corporation |
Hardware validation through binary decision diagrams including functions and equalities
|
US6668362B1
(en)
*
|
2002-01-09 |
2003-12-23 |
Synopsys, Inc. |
Hierarchical verification for equivalence checking of designs
|
US6701499B2
(en)
*
|
2002-06-13 |
2004-03-02 |
Lsi Logic Corporation |
Effective approximated calculation of smooth functions
|
US8214421B2
(en)
*
|
2002-06-17 |
2012-07-03 |
Ibm International Group Bv |
Conformance testing without reference implementation of an XML standard
|
US7058910B2
(en)
*
|
2002-06-27 |
2006-06-06 |
The United States Of America As Represented By The Secretary Of The Navy |
Invariant checking method and apparatus using binary decision diagrams in combination with constraint solvers
|
US6792581B2
(en)
*
|
2002-11-07 |
2004-09-14 |
Intel Corporation |
Method and apparatus for cut-point frontier selection and for counter-example generation in formal equivalence verification
|
US6904578B2
(en)
*
|
2002-11-13 |
2005-06-07 |
Fujitsu Limited |
System and method for verifying a plurality of states associated with a target circuit
|
US9818136B1
(en)
|
2003-02-05 |
2017-11-14 |
Steven M. Hoffberg |
System and method for determining contingent relevance
|
US7111270B2
(en)
*
|
2003-02-26 |
2006-09-19 |
Intel Corporation |
Method and apparatus to adaptively validate a physical net routing topology of a substrate design
|
US6877141B2
(en)
*
|
2003-04-01 |
2005-04-05 |
Fujitsu Limited |
Evaluating a validation vector for validating a network design
|
US7139929B2
(en)
*
|
2003-04-01 |
2006-11-21 |
Fujitsu Limited |
Generating a test environment for validating a network design
|
US7168014B2
(en)
*
|
2003-04-01 |
2007-01-23 |
Fujitsu Limited |
Propagating an error through a network
|
US7047510B1
(en)
*
|
2003-04-23 |
2006-05-16 |
Cadence Design Systems, Inc. |
Method and system for partitioning an integrated circuit design
|
US7444274B1
(en)
|
2003-04-23 |
2008-10-28 |
Cadence Design Systems, Inc. |
Method and system for verifying circuit designs through propagation of assertions
|
US7571403B2
(en)
*
|
2003-05-23 |
2009-08-04 |
Fujitsu Limited |
Circuit verification
|
US20050060790A1
(en)
*
|
2003-09-24 |
2005-03-24 |
Chang Cho |
Three position headpiece
|
US7844924B2
(en)
*
|
2003-11-19 |
2010-11-30 |
Kitakyushu Foundation For The Advancement Of Industry, Science And Technology |
Device for reducing the width of graph and a method to reduce the width of graph, and a device for logic synthesis and a method for logic synthesis
|
US7281225B2
(en)
*
|
2003-11-20 |
2007-10-09 |
Fujitsu Limited |
Circuit verification using multiple engines
|
US7231615B2
(en)
*
|
2003-12-08 |
2007-06-12 |
Cadence Design Systems, Inc. |
Methods and apparatus for transforming sequential logic designs into equivalent combinational logic
|
US7093218B2
(en)
*
|
2004-02-19 |
2006-08-15 |
International Business Machines Corporation |
Incremental, assertion-based design verification
|
US7231619B1
(en)
*
|
2004-03-03 |
2007-06-12 |
Marvell Semiconductor Israel Ltd. |
Extended model checking hardware verification
|
US7275224B2
(en)
*
|
2004-04-02 |
2007-09-25 |
International Business Machines Corporation |
Method for providing an area optimized binary orthogonality checker
|
US7146589B1
(en)
*
|
2004-08-23 |
2006-12-05 |
Synplicity, Inc. |
Reducing equivalence checking complexity using inverse function
|
US20060058989A1
(en)
*
|
2004-09-13 |
2006-03-16 |
International Business Machines Corporation |
Symbolic model checking of generally asynchronous hardware
|
US7322016B2
(en)
*
|
2005-01-11 |
2008-01-22 |
International Business Machines Corporation |
Impact checking technique
|
US7143374B1
(en)
*
|
2005-03-01 |
2006-11-28 |
Hewlett-Packard Development Company, L.P. |
System and method for achieving analysis capacity for circuit analysis tools
|
US7506278B1
(en)
|
2005-03-08 |
2009-03-17 |
Xilinx, Inc. |
Method and apparatus for improving multiplexer implementation on integrated circuits
|
US7818793B2
(en)
*
|
2005-03-23 |
2010-10-19 |
The Board Of Regents, University Of Texas System |
System and method of firewall design utilizing decision diagrams
|
US7350169B2
(en)
*
|
2005-06-02 |
2008-03-25 |
International Business Machines Corporation |
Method and system for enhanced verification through structural target decomposition
|
US7343573B2
(en)
*
|
2005-06-02 |
2008-03-11 |
International Business Machines Corporation |
Method and system for enhanced verification through binary decision diagram-based target decomposition
|
US7454738B2
(en)
*
|
2005-06-10 |
2008-11-18 |
Purdue Research Foundation |
Synthesis approach for active leakage power reduction using dynamic supply gating
|
US7302655B2
(en)
*
|
2005-06-14 |
2007-11-27 |
National Tsing Hua University |
Method for verifying a circuit design by assigning numerical values to inputs of the circuit design
|
US7340704B2
(en)
*
|
2005-06-23 |
2008-03-04 |
International Business Machines Corporation |
Method and system for optimized automated case-splitting via constraints in a symbolic simulation framework
|
US7509597B1
(en)
*
|
2005-06-30 |
2009-03-24 |
Altera Corporation |
Method and apparatus for performing post-placement functional decomposition on field programmable gate arrays using binary decision diagrams
|
US7693690B2
(en)
*
|
2005-08-09 |
2010-04-06 |
Nec Laboratories America, Inc. |
Disjunctive image computation for sequential systems
|
US7555733B1
(en)
*
|
2005-09-18 |
2009-06-30 |
Infinisim, Inc. |
Hierarchical partitioning
|
US7890896B2
(en)
*
|
2005-11-18 |
2011-02-15 |
Synopsys, Inc. |
Method and apparatus for distinguishing combinational designs
|
US7877711B2
(en)
*
|
2006-03-01 |
2011-01-25 |
Nangate A/S |
Methods of deriving switch networks
|
US7650579B2
(en)
*
|
2006-05-25 |
2010-01-19 |
Freescale Semiconductor, Inc. |
Model correspondence method and device
|
US8171438B2
(en)
*
|
2006-08-25 |
2012-05-01 |
International Business Machines Corporation |
Verification of a program partitioned according to the control flow information of the program
|
US7448008B2
(en)
*
|
2006-08-29 |
2008-11-04 |
International Business Machines Corporation |
Method, system, and program product for automated verification of gating logic using formal verification
|
JP4241802B2
(ja)
*
|
2006-10-27 |
2009-03-18 |
株式会社東芝 |
部品配置支援装置、方法およびプログラム
|
US20080109201A1
(en)
*
|
2006-10-31 |
2008-05-08 |
Fujitsu Limited |
Disjunctive transition relation decomposition based verification
|
US7882473B2
(en)
|
2007-11-27 |
2011-02-01 |
International Business Machines Corporation |
Sequential equivalence checking for asynchronous verification
|
US8214780B2
(en)
*
|
2008-08-27 |
2012-07-03 |
Intel Corporation |
Optimization of verification of chip design
|
US8195439B1
(en)
|
2008-09-02 |
2012-06-05 |
Infinisim, Inc. |
Real-time adaptive circuit simulation
|
US8862439B1
(en)
*
|
2009-06-25 |
2014-10-14 |
Cadence Design Systems, Inc. |
General numeric backtracking algorithm for solving satifiability problems to verify functionality of circuits and software
|
US8812943B2
(en)
*
|
2011-09-23 |
2014-08-19 |
Fujitsu Limited |
Detecting data corruption in medical binary decision diagrams using hashing techniques
|
US9075908B2
(en)
*
|
2011-09-23 |
2015-07-07 |
Fujitsu Limited |
Partitioning medical binary decision diagrams for size optimization
|
US9177247B2
(en)
*
|
2011-09-23 |
2015-11-03 |
Fujitsu Limited |
Partitioning medical binary decision diagrams for analysis optimization
|
US20130290919A1
(en)
*
|
2012-04-27 |
2013-10-31 |
Synopsys, Inc. |
Selective execution for partitioned parallel simulations
|
US9275012B2
(en)
|
2013-06-11 |
2016-03-01 |
International Business Machines Corporation |
Multi-way number partitioning using weakest link optimality
|
CN107809235B
(zh)
*
|
2017-10-18 |
2021-03-26 |
浙江万里学院 |
用于转换规范rm逻辑电路的方法
|