DE69622081D1 - Verfahren zur Umhüllung eines elektronischen Bauelements und Vorrichtung zur Ausführung des Verfahrens - Google Patents
Verfahren zur Umhüllung eines elektronischen Bauelements und Vorrichtung zur Ausführung des VerfahrensInfo
- Publication number
- DE69622081D1 DE69622081D1 DE69622081T DE69622081T DE69622081D1 DE 69622081 D1 DE69622081 D1 DE 69622081D1 DE 69622081 T DE69622081 T DE 69622081T DE 69622081 T DE69622081 T DE 69622081T DE 69622081 D1 DE69622081 D1 DE 69622081D1
- Authority
- DE
- Germany
- Prior art keywords
- wrapping
- carrying
- electronic component
- electronic
- component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
- G06K19/07747—Mounting details of integrated circuit chips at least one of the integrated circuit chips being mounted as a module
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49162—Manufacturing circuit on or in base by using wire as conductive path
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9505503A FR2733848B1 (fr) | 1995-05-05 | 1995-05-05 | Procede d'enrobage d'un composant electronique et dispositif de mise en oeuvre dudit procede |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69622081D1 true DE69622081D1 (de) | 2002-08-08 |
Family
ID=9478817
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69622081T Expired - Lifetime DE69622081D1 (de) | 1995-05-05 | 1996-04-20 | Verfahren zur Umhüllung eines elektronischen Bauelements und Vorrichtung zur Ausführung des Verfahrens |
Country Status (5)
Country | Link |
---|---|
US (1) | US5697149A (de) |
EP (1) | EP0741369B1 (de) |
JP (1) | JPH09106995A (de) |
DE (1) | DE69622081D1 (de) |
FR (1) | FR2733848B1 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6246124B1 (en) * | 1998-09-16 | 2001-06-12 | International Business Machines Corporation | Encapsulated chip module and method of making same |
FR2822572B1 (fr) * | 2001-03-26 | 2004-01-02 | Gemplus Card Int | Carte a circuit(s) integre(s) et a alimentation integree |
US20030205828A9 (en) * | 2001-04-05 | 2003-11-06 | Larry Kinsman | Circuit substrates, semiconductor packages, and ball grid arrays |
DE102007019795B4 (de) * | 2007-04-26 | 2012-10-04 | Infineon Technologies Ag | Chipmodul und Verfahren zum Herstellen dieses Chipmoduls |
US9443780B2 (en) * | 2014-09-05 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having recessed edges and method of manufacture |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2579798B1 (fr) * | 1985-04-02 | 1990-09-28 | Ebauchesfabrik Eta Ag | Procede de fabrication de modules electroniques pour cartes a microcircuits et modules obtenus selon ce procede |
JPS62276839A (ja) * | 1986-05-26 | 1987-12-01 | Hitachi Ltd | テ−プキヤリア装置 |
FR2645680B1 (fr) * | 1989-04-07 | 1994-04-29 | Thomson Microelectronics Sa Sg | Encapsulation de modules electroniques et procede de fabrication |
JPH04171969A (ja) * | 1990-11-06 | 1992-06-19 | Fujitsu Ltd | 実装icチップ樹脂封止構造及び樹脂封止方法 |
FR2670930A1 (fr) * | 1990-12-21 | 1992-06-26 | Bull Cp8 | Procede de realisation du module electronique d'un objet portatif tel qu'une carte a microcircuits, module et cartes obtenus par la mise en óoeuvre du procede. |
US5336931A (en) * | 1993-09-03 | 1994-08-09 | Motorola, Inc. | Anchoring method for flow formed integrated circuit covers |
-
1995
- 1995-05-05 FR FR9505503A patent/FR2733848B1/fr not_active Expired - Fee Related
-
1996
- 1996-04-20 EP EP96106250A patent/EP0741369B1/de not_active Expired - Lifetime
- 1996-04-20 DE DE69622081T patent/DE69622081D1/de not_active Expired - Lifetime
- 1996-04-25 US US08/637,387 patent/US5697149A/en not_active Expired - Fee Related
- 1996-05-07 JP JP8112359A patent/JPH09106995A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2733848B1 (fr) | 1997-05-30 |
EP0741369A1 (de) | 1996-11-06 |
FR2733848A1 (fr) | 1996-11-08 |
EP0741369B1 (de) | 2002-07-03 |
JPH09106995A (ja) | 1997-04-22 |
US5697149A (en) | 1997-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69723359D1 (de) | Vorrichtung und Verfahren zur Herstellung eines elektronischen Bauteils | |
DE69425548T2 (de) | Verfahren und Vorrichtung zur dynamischen Objektverbindungserzeugung | |
DE69601552T2 (de) | Verfahren und vorrichtung zur bildverbesserung | |
DE69621485D1 (de) | Verfahren und Vorrichtung zur Bestückung elektronischer Bauteile | |
DE69535753D1 (de) | Vorrichtung und verfahren zur mehrschichtigen beschichtigung und zur wulstbeschichtung | |
DE69323966D1 (de) | Verfahren zur Ausführung eines Kopierverfahrens und Vorrichtung zur Durchführung des Verfahrens | |
DE69619587D1 (de) | Verfahren und Vorrichtung zur Tonerzeugung | |
DE69638200D1 (de) | Vorrichtung und Verfahren zur Signalerzeugung | |
DE69634841D1 (de) | Verfahren und Vorrichtung zur Echokompensation | |
DE69623879D1 (de) | Vorrichtung und Verfahren zur Volumenermittlung | |
DE69628494D1 (de) | Vorrichtung und Verfahren zur Koordinateneingabe | |
DE59505663D1 (de) | Verfahren und vorrichtung zur ansteuerung eines elektromagnetischen verbrauchers | |
DE69613950D1 (de) | Verfahren und Vorrichtung zur Tonerzeugung | |
DE69630224D1 (de) | Verfahren und einrichtung zur bestückung elektronischer bauteile | |
DE69602979D1 (de) | Verfahren und Vorrichtung zum Einwickeln eines Gegenstands | |
DE69604374D1 (de) | Verfahren und vorrichtung zur freien kurveninterpolation | |
DE69624693T2 (de) | Verfahren und vorrichtung zur ausführung eines anwendungsprogramms | |
DE69419571T2 (de) | Verfahren und Vorrichtung zur Stromversorgung eines elektronischen Gerätes | |
DE69618738T2 (de) | Verfahren und Vorrichtung zur Tonerzeugung | |
DE69622081D1 (de) | Verfahren zur Umhüllung eines elektronischen Bauelements und Vorrichtung zur Ausführung des Verfahrens | |
DE69625942D1 (de) | Verfahren und Vorrichtung zur Tonerzeugung | |
DE69503519T2 (de) | Verfahren und vorrichtung zum einwickeln von kugelförmigen gegenständen | |
DE69613911T2 (de) | Verfahren und vorrichtung zur betriebssteuerung eines elektronischen antennegespeisten tragbaren gegenstandes | |
DE69519080T2 (de) | Vorrichtung und Verfahren zur Bilderzeugung | |
DE69523973D1 (de) | Vorrichtung und Verfahren zur technisch-operationellen Simulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |