DE69615489D1 - Stossbetriebdatenübertragung in einem Datenverarbeitungssystem - Google Patents

Stossbetriebdatenübertragung in einem Datenverarbeitungssystem

Info

Publication number
DE69615489D1
DE69615489D1 DE69615489T DE69615489T DE69615489D1 DE 69615489 D1 DE69615489 D1 DE 69615489D1 DE 69615489 T DE69615489 T DE 69615489T DE 69615489 T DE69615489 T DE 69615489T DE 69615489 D1 DE69615489 D1 DE 69615489D1
Authority
DE
Germany
Prior art keywords
processing system
data processing
data transmission
bump operation
operation data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69615489T
Other languages
English (en)
Other versions
DE69615489T2 (de
Inventor
William C Moyer
Charles Kirtland
John H Arends
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE69615489D1 publication Critical patent/DE69615489D1/de
Application granted granted Critical
Publication of DE69615489T2 publication Critical patent/DE69615489T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Information Transfer Systems (AREA)
DE69615489T 1995-09-27 1996-09-24 Stossbetriebdatenübertragung in einem Datenverarbeitungssystem Expired - Fee Related DE69615489T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/534,763 US5752267A (en) 1995-09-27 1995-09-27 Data processing system for accessing an external device during a burst mode of operation and method therefor

Publications (2)

Publication Number Publication Date
DE69615489D1 true DE69615489D1 (de) 2001-10-31
DE69615489T2 DE69615489T2 (de) 2002-05-29

Family

ID=24131436

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69615489T Expired - Fee Related DE69615489T2 (de) 1995-09-27 1996-09-24 Stossbetriebdatenübertragung in einem Datenverarbeitungssystem

Country Status (5)

Country Link
US (1) US5752267A (de)
EP (1) EP0766181B1 (de)
JP (1) JP3959137B2 (de)
KR (1) KR100399674B1 (de)
DE (1) DE69615489T2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6714993B1 (en) * 2000-05-22 2004-03-30 Legerity, Inc. Programmable memory based control for generating optimal timing to access serial flash devices
US20100043008A1 (en) * 2008-08-18 2010-02-18 Benoit Marchand Scalable Work Load Management on Multi-Core Computer Systems

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5073969A (en) * 1988-08-01 1991-12-17 Intel Corporation Microprocessor bus interface unit which changes scheduled data transfer indications upon sensing change in enable signals before receiving ready signal
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities
US5193193A (en) * 1988-09-14 1993-03-09 Silicon Graphics, Inc. Bus control system for arbitrating requests with predetermined on/off time limitations
US5146582A (en) * 1989-06-19 1992-09-08 International Business Machines Corp. Data processing system with means to convert burst operations into memory pipelined operations
JPH07109703B2 (ja) * 1989-11-15 1995-11-22 株式会社東芝 半導体メモリ装置
DE69123987T2 (de) * 1990-01-31 1997-04-30 Hewlett Packard Co Stossbetrieb für Mikroprozessor mit externem Systemspeicher
JPH03282648A (ja) * 1990-03-29 1991-12-12 Sharp Corp メモリ制御装置
US5235697A (en) * 1990-06-29 1993-08-10 Digital Equipment Set prediction cache memory system using bits of the main memory address
US5335334A (en) * 1990-08-31 1994-08-02 Hitachi, Ltd. Data processing apparatus having a real memory region with a corresponding fixed memory protection key value and method for allocating memories therefor
KR940008851B1 (ko) * 1992-03-20 1994-09-28 삼성전자 주식회사 클럭 변환장치
US5280587A (en) * 1992-03-31 1994-01-18 Vlsi Technology, Inc. Computer system in which a bus controller varies data transfer rate over a bus based on a value of a subset of address bits and on a stored value
US5509138A (en) * 1993-03-22 1996-04-16 Compaq Computer Corporation Method for determining speeds of memory modules
DE69509717T2 (de) * 1994-08-31 1999-11-11 Motorola Inc Modulare Chipauswahl-Steuerschaltung
US5623638A (en) * 1994-11-22 1997-04-22 Advanced Micro Devices, Inc. Memory control unit with programmable edge generator to minimize delay periods for critical DRAM timing parameters

Also Published As

Publication number Publication date
EP0766181B1 (de) 2001-09-26
KR100399674B1 (ko) 2003-12-24
EP0766181A2 (de) 1997-04-02
KR970016898A (ko) 1997-04-28
EP0766181A3 (de) 1997-04-09
JP3959137B2 (ja) 2007-08-15
JPH09167148A (ja) 1997-06-24
US5752267A (en) 1998-05-12
DE69615489T2 (de) 2002-05-29

Similar Documents

Publication Publication Date Title
DE69630347D1 (de) Dokumentbeförderungsvorrichtung in einem Datenverarbeitungsgerät
AU5386796A (en) Identifying data in a data processing system
GB9320982D0 (en) A data processing system
DE69203525T3 (de) Datenübertragungssystem in einem Fahrzeug.
NO980511D0 (no) Databehandlingssystem
GB2311882B (en) A data processing management system
EP0670547A3 (de) Datenverarbeitungsverfahren und ein das Verfahren verwendendes System.
EP0619557A3 (de) Datenverarbeitungssystem- und methode.
DE69614978T2 (de) Datenverarbeitungssystem
DE69628808D1 (de) Datenverarbeitungssystem
AU9079398A (en) Method for allocating memory in a multiprocessor data processing system
GB2299691B (en) Purchase data processing
FI973239A0 (fi) Mikropiirin läpivienti
DE69509630T2 (de) Münzverarbeitungsvorrichtung mit einem schmiersystem
GB9511234D0 (en) A data processing system
DE68924061D1 (de) Versionskontrolle in einem Datenverarbeitungssystem.
DE69203039D1 (de) Datenübertragungssystem in einem Fahrzeug.
DE69802290T2 (de) Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem
GB9419103D0 (en) A data processing system
GB2304430B (en) Managing exceptions in a data processing system
DE59509104D1 (de) Datenübertragungsverfahren in einem Echtzeitdatenverarbeitungssystem
GB2303948B (en) A data processing system
DE69615489D1 (de) Stossbetriebdatenübertragung in einem Datenverarbeitungssystem
GB9317769D0 (en) A data processing system
GB9300337D0 (en) A data processing system

Legal Events

Date Code Title Description
8328 Change in the person/name/address of the agent

Free format text: SCHUMACHER & WILLSAU, PATENTANWALTSSOZIETAET, 80335 MUENCHEN

8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: FREESCALE SEMICONDUCTOR, INC., AUSTIN, TEX., US

8339 Ceased/non-payment of the annual fee