DE69320847D1 - Verfahren und Anordnung zur Ausführung von Prozessen in einem Multiprozessor-System - Google Patents
Verfahren und Anordnung zur Ausführung von Prozessen in einem Multiprozessor-SystemInfo
- Publication number
- DE69320847D1 DE69320847D1 DE69320847T DE69320847T DE69320847D1 DE 69320847 D1 DE69320847 D1 DE 69320847D1 DE 69320847 T DE69320847 T DE 69320847T DE 69320847 T DE69320847 T DE 69320847T DE 69320847 D1 DE69320847 D1 DE 69320847D1
- Authority
- DE
- Germany
- Prior art keywords
- arrangement
- multiprocessor system
- executing processes
- executing
- processes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0842—Multiuser, multiprocessor or multiprocessing cache systems for multiprocessing or multitasking
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/836,487 US5317738A (en) | 1992-02-18 | 1992-02-18 | Process affinity scheduling method and apparatus |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69320847D1 true DE69320847D1 (de) | 1998-10-15 |
DE69320847T2 DE69320847T2 (de) | 1999-05-27 |
Family
ID=25272052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69320847T Expired - Fee Related DE69320847T2 (de) | 1992-02-18 | 1993-02-16 | Verfahren und Anordnung zur Ausführung von Prozessen in einem Multiprozessor-System |
Country Status (4)
Country | Link |
---|---|
US (1) | US5317738A (de) |
EP (1) | EP0557050B1 (de) |
JP (1) | JPH0612325A (de) |
DE (1) | DE69320847T2 (de) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5890221A (en) * | 1994-10-05 | 1999-03-30 | International Business Machines Corporation | Method and system for offset miss sequence handling in a data cache array having multiple content addressable field per cache line utilizing an MRU bit |
JP3612105B2 (ja) * | 1995-03-13 | 2005-01-19 | 株式会社東芝 | Atm通信システムとatm通信システムにおけるプロセスマイグレーション方法 |
US6105053A (en) * | 1995-06-23 | 2000-08-15 | Emc Corporation | Operating system for a non-uniform memory access multiprocessor system |
US6633897B1 (en) * | 1995-06-30 | 2003-10-14 | International Business Machines Corporation | Method and system for scheduling threads within a multiprocessor data processing system using an affinity scheduler |
US5784614A (en) * | 1995-07-27 | 1998-07-21 | Ncr Corporation | Cache affinity scheduling method for multi-processor nodes in a split transaction bus architecture |
JPH09101916A (ja) * | 1995-10-06 | 1997-04-15 | Fujitsu Ltd | マルチプロセス処理装置 |
KR100384213B1 (ko) * | 1995-10-06 | 2003-08-19 | 어드밴스트 마이크로 디바이시즈 인코퍼레이티드 | 순차리스트내의선택된타입의제1또는제2대상을인식하는처리시스템,선택회로및방법 |
US5825788A (en) | 1996-05-20 | 1998-10-20 | Micron Technology Inc. | Data ordering for cache data transfer |
US5872972A (en) * | 1996-07-05 | 1999-02-16 | Ncr Corporation | Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors and the migration of a process from an affinitized processor to another available processor is limited |
US5761506A (en) * | 1996-09-20 | 1998-06-02 | Bay Networks, Inc. | Method and apparatus for handling cache misses in a computer system |
US6591414B2 (en) * | 1996-10-28 | 2003-07-08 | Fujitsu Limited | Binary program conversion apparatus, binary program conversion method and program recording medium |
US5752261A (en) * | 1996-11-07 | 1998-05-12 | Ncr Corporation | Method and apparatus for detecting thrashing in a cache memory |
US6714960B1 (en) * | 1996-11-20 | 2004-03-30 | Silicon Graphics, Inc. | Earnings-based time-share scheduling |
US6269390B1 (en) * | 1996-12-17 | 2001-07-31 | Ncr Corporation | Affinity scheduling of data within multi-processor computer systems |
US5974438A (en) * | 1996-12-31 | 1999-10-26 | Compaq Computer Corporation | Scoreboard for cached multi-thread processes |
DE19833221C2 (de) * | 1997-07-31 | 2000-11-23 | Siemens Nixdorf Inf Syst | Verfahren zur Erhöhung der Nutzleistung von Multiprozessorsystemen |
US6360303B1 (en) * | 1997-09-30 | 2002-03-19 | Compaq Computer Corporation | Partitioning memory shared by multiple processors of a distributed processing system |
US6907605B1 (en) * | 1998-05-18 | 2005-06-14 | International Business Machines Corporation | Method and apparatus for providing for notification of task termination |
US6243788B1 (en) * | 1998-06-17 | 2001-06-05 | International Business Machines Corporation | Cache architecture to enable accurate cache sensitivity |
US6782410B1 (en) | 2000-08-28 | 2004-08-24 | Ncr Corporation | Method for managing user and server applications in a multiprocessor computer system |
US6640289B2 (en) * | 2000-11-15 | 2003-10-28 | Unisys Corporation | Software controlled cache line ownership affinity enhancements in a multiprocessor environment |
US20020087828A1 (en) * | 2000-12-28 | 2002-07-04 | International Business Machines Corporation | Symmetric multiprocessing (SMP) system with fully-interconnected heterogenous microprocessors |
US6745299B2 (en) * | 2001-11-19 | 2004-06-01 | Hewlett-Packard Development Company, L.P. | Method for evaluation of scalable symmetric multiple processor cache coherency protocols and algorithms |
JP3864251B2 (ja) * | 2002-12-06 | 2006-12-27 | インターナショナル・ビジネス・マシーンズ・コーポレーション | メッセージ処理装置、メッセージ処理方法、及びメッセージ処理プログラム |
US8156496B2 (en) | 2007-01-31 | 2012-04-10 | Hewlett-Packard Development Company, L.P. | Data processing system and method |
US8621470B2 (en) * | 2008-01-24 | 2013-12-31 | Hewlett-Packard Development Company, L.P. | Wakeup-attribute-based allocation of threads to processors |
US8108867B2 (en) * | 2008-06-24 | 2012-01-31 | Intel Corporation | Preserving hardware thread cache affinity via procrastination |
JP2011059777A (ja) * | 2009-09-07 | 2011-03-24 | Toshiba Corp | タスクスケジューリング方法及びマルチコアシステム |
US8719500B2 (en) * | 2009-12-07 | 2014-05-06 | Intel Corporation | Technique for tracking shared data in a multi-core processor or multi-processor system |
AU2011213795A1 (en) | 2011-08-19 | 2013-03-07 | Canon Kabushiki Kaisha | Efficient cache reuse through application determined scheduling |
JP6459784B2 (ja) | 2015-06-03 | 2019-01-30 | 富士通株式会社 | 並列計算機、マイグレーションプログラム、及び、マイグレーション方法 |
US10223282B2 (en) * | 2017-05-23 | 2019-03-05 | International Business Machines Corporation | Memory affinity management |
CN111492643B (zh) * | 2018-03-02 | 2021-10-15 | 华为技术有限公司 | 用于编码缓存的装置和方法 |
US11182205B2 (en) * | 2019-01-02 | 2021-11-23 | Mellanox Technologies, Ltd. | Multi-processor queuing model |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2253423A5 (de) * | 1973-11-30 | 1975-06-27 | Honeywell Bull Soc Ind | |
US4809157A (en) * | 1985-09-30 | 1989-02-28 | International Business Machines Corp. | Dynamic assignment of affinity for vector tasks |
US4775955A (en) * | 1985-10-30 | 1988-10-04 | International Business Machines Corporation | Cache coherence mechanism based on locking |
US5006982A (en) * | 1988-10-21 | 1991-04-09 | Siemens Ak. | Method of increasing the bandwidth of a packet bus by reordering reply packets |
DE68924755D1 (de) * | 1988-10-31 | 1995-12-14 | Ibm | Mehrfachverarbeitungssystem und Verfahren für gemeinsame Speichernutzung. |
US5148533A (en) * | 1989-01-05 | 1992-09-15 | Bull Hn Information Systems Inc. | Apparatus and method for data group coherency in a tightly coupled data processing system with plural execution and data cache units |
JP3155537B2 (ja) * | 1989-01-23 | 2001-04-09 | 株式会社日立製作所 | 実記憶管理方法 |
US5155831A (en) * | 1989-04-24 | 1992-10-13 | International Business Machines Corporation | Data processing system with fast queue store interposed between store-through caches and a main memory |
US5197139A (en) * | 1990-04-05 | 1993-03-23 | International Business Machines Corporation | Cache management for multi-processor systems utilizing bulk cross-invalidate |
US5109512A (en) * | 1990-05-31 | 1992-04-28 | International Business Machines Corporation | Process for dispatching tasks among multiple information processors |
US5185861A (en) * | 1991-08-19 | 1993-02-09 | Sequent Computer Systems, Inc. | Cache affinity scheduler |
-
1992
- 1992-02-18 US US07/836,487 patent/US5317738A/en not_active Expired - Lifetime
-
1993
- 1993-02-12 JP JP5046163A patent/JPH0612325A/ja active Pending
- 1993-02-16 EP EP93301104A patent/EP0557050B1/de not_active Expired - Lifetime
- 1993-02-16 DE DE69320847T patent/DE69320847T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0612325A (ja) | 1994-01-21 |
DE69320847T2 (de) | 1999-05-27 |
US5317738A (en) | 1994-05-31 |
EP0557050B1 (de) | 1998-09-09 |
EP0557050A1 (de) | 1993-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69320847D1 (de) | Verfahren und Anordnung zur Ausführung von Prozessen in einem Multiprozessor-System | |
DE69426447D1 (de) | Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem | |
DE19782177T1 (de) | Verfahren und Einrichtung zur Durchführung von TLB-Shootdown-Operationen in einem Multiprozessorsystem | |
DE69129526D1 (de) | Multiprozessorsystem und Verfahren zur Überwachung der Ausführung von Tasks in einem Multiprozesorsystem | |
DE69229755T2 (de) | Anordnung und Verfahren zur Freigabe von geschützten Prozessen in einem verteilten Mehrprozessdatensystem | |
DE58909756D1 (de) | Verfahren und Anordnung zur Ausführung eines Programms in einem heterogenen Mehrrechnersystem | |
DE3882977T2 (de) | Verfahren und anordnung zur implementierung von mehrverriegelungsanzeigen in einem multiprozessordatenverarbeitungssystem. | |
DE69308032T2 (de) | Verfahren und system zum verbinden von objekten in einem rechnersystem | |
DE69329778D1 (de) | System und verfahren zur handhabung von laden und/oder speichern in einem superskalar mikroprozessor | |
DE69730463D1 (de) | Verfahren und Vorrichtung zum Eingeben von Routen in einem Navigationssystem | |
DE69327448D1 (de) | Verfahren und Vorrichtung für Teilaufgaben in verteiltem Verarbeitungssystem | |
DE69327243T2 (de) | System und verfahren zur dynamischen laufzeit-bindung von software-modulen in einem rechnersystem. | |
DE3382507D1 (de) | Anordnung von strichen in undeutlichkeitsgruppen in einem verfahren und eine vorrichtung zur mustererkennung. | |
DE69517712T2 (de) | Verfahren und Vorrichtung zur Reduzierung der Leistungsaufnahme in einem Rechnersystem | |
DE69522595D1 (de) | Verfahren und Vorrichtung zur Stromverbrauchssteuerung in einem Rechnersystem | |
DE69227147D1 (de) | Anordnung und Verfahren zur zeitweiligen Einstellung und Wiederinbetriebnahme von Software in einem Rechner | |
DE69331956D1 (de) | Verfahren und System zur Feststellung einer Flüssigkeit in einem Gehäuse | |
DE69727355D1 (de) | Anordnung und Verfahren zur Taktsequenzierung in einem Datenverarbeitungssystem | |
DE3882988D1 (de) | Verfahren und anordnung zur einleitung von vorgaengen in einem multiprozessordatenverarbeitungssystem mit verwendung von mehrverriegelungsanzeigen. | |
DE69323196D1 (de) | Rechnersystem und Verfahren zur Ausführung von mehreren Aufgaben | |
DE68924719T2 (de) | Vorrichtung und Verfahren zur Ausführung eines Unterprogramms in einem Datenverarbeitungssystem mit Blockumschaltung. | |
DE69822866D1 (de) | System und verfahren zum beenden von lock-step-sequenzen in einem multiprozessorsystem | |
DE69210764D1 (de) | Verfahren und System zur Berechtigung zum Zugriff in einem Rechnersystem | |
DE69326705D1 (de) | Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem | |
DE69127503T2 (de) | Verfahren und Anordnung zur Ortung von schnurlosen Einheiten in einem schnurlosen Grossraumtelefonsystem |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Free format text: V. BEZOLD & SOZIEN, 80799 MUENCHEN |
|
8320 | Willingness to grant licences declared (paragraph 23) | ||
8339 | Ceased/non-payment of the annual fee |