DE69303815D1 - Cache-speichereinrichtung - Google Patents

Cache-speichereinrichtung

Info

Publication number
DE69303815D1
DE69303815D1 DE69303815T DE69303815T DE69303815D1 DE 69303815 D1 DE69303815 D1 DE 69303815D1 DE 69303815 T DE69303815 T DE 69303815T DE 69303815 T DE69303815 T DE 69303815T DE 69303815 D1 DE69303815 D1 DE 69303815D1
Authority
DE
Germany
Prior art keywords
storage device
cache storage
cache
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69303815T
Other languages
English (en)
Other versions
DE69303815T2 (de
Inventor
Andre Seznec
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institut National de Recherche en Informatique et en Automatique INRIA
Original Assignee
Institut National de Recherche en Informatique et en Automatique INRIA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institut National de Recherche en Informatique et en Automatique INRIA filed Critical Institut National de Recherche en Informatique et en Automatique INRIA
Publication of DE69303815D1 publication Critical patent/DE69303815D1/de
Application granted granted Critical
Publication of DE69303815T2 publication Critical patent/DE69303815T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G06F12/127—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning using additional replacement algorithms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69303815T 1992-03-13 1993-03-02 Cache-speichereinrichtung Expired - Fee Related DE69303815T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9203054A FR2688612A1 (fr) 1992-03-13 1992-03-13 Dispositif d'antememoire.
PCT/FR1993/000212 WO1993018458A1 (fr) 1992-03-13 1993-03-02 Dispositif d'antememoire

Publications (2)

Publication Number Publication Date
DE69303815D1 true DE69303815D1 (de) 1996-08-29
DE69303815T2 DE69303815T2 (de) 1997-03-13

Family

ID=9427676

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69303815T Expired - Fee Related DE69303815T2 (de) 1992-03-13 1993-03-02 Cache-speichereinrichtung

Country Status (6)

Country Link
US (1) US6272592B1 (de)
EP (1) EP0630498B1 (de)
JP (1) JPH08504042A (de)
DE (1) DE69303815T2 (de)
FR (1) FR2688612A1 (de)
WO (1) WO1993018458A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10372358B2 (en) * 2015-11-16 2019-08-06 International Business Machines Corporation Access processor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4315312A (en) * 1979-12-19 1982-02-09 Ncr Corporation Cache memory having a variable data block size
US4441155A (en) * 1981-11-23 1984-04-03 International Business Machines Corporation Page controlled cache directory addressing
US4430712A (en) * 1981-11-27 1984-02-07 Storage Technology Corporation Adaptive domain partitioning of cache memory space
US4894770A (en) * 1987-06-01 1990-01-16 Massachusetts Institute Of Technology Set associative memory
US5133061A (en) * 1987-10-29 1992-07-21 International Business Machines Corporation Mechanism for improving the randomization of cache accesses utilizing abit-matrix multiplication permutation of cache addresses
CA1301367C (en) * 1988-03-24 1992-05-19 David James Ayers Pseudo set-associative memory cacheing arrangement
US5287482A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Input/output cache
US5434990A (en) * 1990-08-06 1995-07-18 Ncr Corporation Method for serially or concurrently addressing n individually addressable memories each having an address latch and data latch
TW219986B (de) * 1991-06-17 1994-02-01 Digital Equipment Corp
US5353424A (en) * 1991-11-19 1994-10-04 Digital Equipment Corporation Fast tag compare and bank select in set associative cache
US5367653A (en) * 1991-12-26 1994-11-22 International Business Machines Corporation Reconfigurable multi-way associative cache memory

Also Published As

Publication number Publication date
WO1993018458A1 (fr) 1993-09-16
EP0630498A1 (de) 1994-12-28
EP0630498B1 (de) 1996-07-24
JPH08504042A (ja) 1996-04-30
FR2688612A1 (fr) 1993-09-17
DE69303815T2 (de) 1997-03-13
FR2688612B1 (de) 1997-02-14
US6272592B1 (en) 2001-08-07

Similar Documents

Publication Publication Date Title
DE69408585D1 (de) Lagervorrichtung
DE69208558D1 (de) Lagervorrichtung
DE69329080D1 (de) Cache-Speicher
DE69317729D1 (de) Cache-Etikettenspeicher
DE69332730D1 (de) Optisches Speichergerät
DE69518693D1 (de) Speichervorrichtung
DE19581764T1 (de) Speichereinrichtung
DE59304661D1 (de) Sorptionsvorrichtung
DE69028222D1 (de) Speichervorrichtung
DE69229440D1 (de) Datenspeichergerät
ATA35693A (de) Lagerungseinheit
BR9303759A (pt) Aparelho
DE69505661D1 (de) Speichereinrichtung
DE69318820D1 (de) Entseuchungsvorrichtung
DE69308137D1 (de) Kältespeichervorrichtung
DE69211901D1 (de) Lagervorrichtung
DE69324823D1 (de) Speicheranordnung
DE69525637D1 (de) Speichervorrichtung
DE69421780D1 (de) Magnetische Speicheranordnung
DE69232445D1 (de) Pufferspeichergerät
DE59208307D1 (de) Zwischenspeicher
DE69327643D1 (de) Cachespeichersysteme
DE69518660D1 (de) Lagervorrichtung
DE69218430D1 (de) Energiespeichervorrichtung
DE69420208D1 (de) Magnetische Speichervorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee