DE6930062U - ARRANGEMENT OF ELECTRICAL CONNECTORS. - Google Patents

Description

Arrangement of electrical connecting conductors

The invention relates to an arrangement of electrical connecting conductors (conductor tracks) on module carriers (prints) which can be occupied on one or both sides with electronic components or modules and on both sides with conductor tracks. Building block carrier plates that are to be fitted with building blocks or components are given - as is known - on the rear side conductor tracks which are to connect the components or building blocks located on the front side of the plate with one another and with the power supply; for this purpose, d'.e control and power supply connections of the modules reach through holes in the board and are soldered to the conductor tracks on the back. Since a large number of connecting conductors (strip conductors) are required to establish the necessary electrical connections, a short, direct connection from one connection point to the next is usually not possible; rather, the conductor tracks must be laid in loops, since track crossings are not possible. This looping is particularly complicated and confusing when, as is common today, a large number of components or building blocks, in particular integrated building blocks, must be arranged on a single building block carrier plate. Despite the small spatial dimensions of modern integrated control modules ranging from ¹ JJiIfangreichen control systems usually the place on top of a single module carrier plate for accommodating the required blocks not? therefore it is customary, if necessary, to occupy not only the top but also the underside of the module carrier plates with modules or module groups as well as with conductor tracks. In doing so, it can often not be avoided that. »3 input control modules that process commands, which generate voltages or currents in microvolts or microvolts.

6930062 08/26/76

PLA 69/1136

process ampere range, as well as output control modules, ' which possibly voltages of a few hundred volts and currents of < spend several amps on a single module carrier | (Print) must be accommodated. With such a crowded * As a result, capacitive and inductive couplings occur between the output and input and / or the intermediate stages. The capacitive coupling caused by the close juxtaposition of the conductor tracks are conditional can still be reduced relatively easily, whereas the inductive couplings, due to the extensive conductor track loops, can hardly be prevented.

To avoid interference on the module carrier (print), therefore, a favorable arrangement of the components and conductor tracks must be ensured from the outset. Such an arrangement can only be optimized up to a certain degree because of the difficulty of the circuit unbundling, so that extensive additional interference suppression circuits are often necessary because of the costs and the additional space required are undesirable. Even module carriers (prints) that essentially only contain control modules that issue commands, such as power transistors or relays are usually still with integrated control circuits for these power amplifiers equipped with inductive couplings, which malfunctions can trigger or even the integrated control circuits can destroy. A close interlinking of the conductor tracks (loops) can also be achieved by observing known Hardly avoiding decoupling rules in the event of a possible unbundling. The problem of highly sensitive lines (input lines) too Arranging integrated circuits next to cables to relays or contactors carrying higher currents has been recognized, but so far, to the desired extent, unsolved. Is it the decoupling of conductor tracks on a module carrier? (Print), then there is only a very limited possibility of decoupling, as this is the case with the unbundling and arrangement of the building blocks There is no longer any great possibility of variation, especially not when such a module carrier (print) is optimally used we should.

Tests and findings have from this result that _f-optimal

^";": "" Pla 69/1136

Il t I 1

I I I- '"'

inductive (and partly also capacitive) decoupling is then achieved are ka ^ in if the conductor tracks or conductor track sections to the contacts of the relays or the conductor tracks carrying the collector current of the power transistors practically one above the other, but as close as possible to one another, in pairs be arranged above and below the module carrier plate (print). This means that all of the remaining conductor tracks are in place (Loops) of the lines which can be disturbed and which only carry low currents, e.g. control currents, largely in a neutral zone. On the basis of the knowledge gained in this way, it can be achieved that the interference suppression circuit that is usually required is dispensed with can"

Accordingly, the invention relates to an arrangement of the electrical connecting conductors (conductor tracks) on module carriers (Prints), which on one or both sides with electronic components or modules and on both sides with conductor tracks can be occupied by the fact that the higher (or disturbance) currents carry them Conductor tracks are laid in loops, the planes of which are perpendicular to the loop planes of the only control currents Conductors run,

According to a further feature of the invention, either the higher (or interference) currents carrying conductor track sections can be paired on both sides of the carrier (prings) are spatially one above the other, while the interference-prone, e.g. control current leading, conductor tracks each run in any loops on the top and / or bottom of the carrier (Printe) can or vice versa.

Embodiments of the invention are explained in more detail below with reference to four figures.

Relay-decoupled output module carriers (prints) contain conductive paths that are sensitive to interference and form integrated safety circuits also conductors that lead from the relay contacts to the outside (to terminals). These conductor tracks have a signal level which can be several orders of magnitude higher than that of integrated circuits. To now interference on to avoid the print, a favorable arrangement of the conductor

6930062 26.0876

, · ;; :.: I; ' - I ¹¹ ; ¹ -! pla 69/1136 /

11 Il Il I ' ^! '"" T

.4- f

paths are strived for. Particularly the inductive coupling of contact-switched connection conductors (conductor tracks) prepare considerable difficulties, because an estimate of the coupling conditions (mutual inductance of the coupling loops) is extraordinary is difficult.

It is therefore desirable to connect the conductor tracks to the relay contacts to be spatially arranged in such a way that the coupling with conductor tracks to the integrated circuits is as small as possible are. This is the pail when the two conductor tracks close the high-current contacts of the relays run close to each other (small loop). In one level (print area) however, no arrangement can be found in which every conceivable coupling is a minimum.

Using the example of linear lines according to Pig. 1 can be the mutual inductance for such parallel conductor tracks 1, 2; 3, 4 on the module carrier (print) P au- · ier equation

M = ro " In ^a 14 ^a 23

calculate, whereby the disturbing (high current carrying) lines with 3 and 4, the disturbed (low current carrying) lines with 1 and 2 and the distances between the lines are denoted by a and the corresponding indices. In the formula: M the mutual inductance, / Uq the permeability, 1 the Line length and (e.g.) a ... the distance a between conductors 1 and Ladder 4 etc.

The mutual inductance M becomes zero when the axial pressure

^a 14 ^a 23 = 1

^a 13 ^a 24

becomes (In 1 = 0). But this is not overlapping Grinding after Pig. 1 not possible.

With overlapping loops according to Pig. 2 an arrangement can be found in which the mutual inductance M = O; With loops of the same size or »distances a = a ^ p = ⁰ ^ /

6930062 08/26/76

IEWSiBHWTiwiWiWiiW - M

69/1136 f

at the distance of the two loops, b = a (1 + 1/2

Understandably, given the large number of coupling loops Only an arrangement of two inductively influencing lines with zero mutual inductance on one print.

Only when according to the invention to a three-dimensional arrangement is passed over, decoupling is possible, as the exemplary embodiments according to FIGS. 3 and 4 illustrate should. A decoupling is always given when the two loop levels are perpendicular to each other and the arrangement is essentially symmetrical with respect to a loop plane: a. ^ = a-1 / j Sp, = a ^^ It results

M = / V ¹ In 1 = 0.

This arrangement can largely be implemented if the (interfering) conductor tracks 3, 4 (Fig. 3> 4) carrying higher currents to the contact r of a relay (not shown in Fig. 4) are spatially one above the other on both sides of the print P in pairs as shown schematically in FIG. 3 and in perspective in FIG. The magnetic fields of the interfering loop 3, 4 are a 'approximately in the neutral zone of all the disturbed loops 1, 2, regardless of the position and arrangement.

With such an arrangement according to the invention, the inductive and largely also the capacitive interference level can be decisive can be lowered without special additional conditions having to be observed when separating the print; «Also can Interference suppression circuits are largely omitted.

4 figures

2 claims

6930062 08/26/76

Claims (2)

• «I> PM 69/1156 1. Arrangement of the electrical connection conductors (conductor tracks) on module carriers (prints) which can be occupied on one or both sides with electronic components or modules and on both sides with conductor tracks, in particular on carriers (prints) equipped with power components, characterized in that the higher ( or interfering -) - currents carrying conductor tracks (3> 4) are laid in loops, the planes of which are perpendicular to the loop planes of the conductor tracks (1, 2) carrying only control currents. 2. Arrangement according to claim 1, characterized in that either the higher (or interfering) currents carrying conductor track sections (3 »4 ·) in pairs on both sides of the carrier (print P) are spatially on top of each other, while the fault-prone, e.g. control current carrying, conductor tracks (1, 2) each in any Loops can run on the top and / or bottom of the carrier (P) or vice versa. 6930062 08/26 J6