DE69230898D1 - Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren - Google Patents

Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren

Info

Publication number
DE69230898D1
DE69230898D1 DE69230898T DE69230898T DE69230898D1 DE 69230898 D1 DE69230898 D1 DE 69230898D1 DE 69230898 T DE69230898 T DE 69230898T DE 69230898 T DE69230898 T DE 69230898T DE 69230898 D1 DE69230898 D1 DE 69230898D1
Authority
DE
Germany
Prior art keywords
processor
interrupt
page
memory page
processing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69230898T
Other languages
English (en)
Other versions
DE69230898T2 (de
Inventor
David R Dettmer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69230898D1 publication Critical patent/DE69230898D1/de
Publication of DE69230898T2 publication Critical patent/DE69230898T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
DE69230898T 1991-06-10 1992-05-07 Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren Expired - Fee Related DE69230898T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/712,944 US5293591A (en) 1991-06-10 1991-06-10 Processing system including memory selection of multiple memories and method in an interrupt environment

Publications (2)

Publication Number Publication Date
DE69230898D1 true DE69230898D1 (de) 2000-05-18
DE69230898T2 DE69230898T2 (de) 2000-12-07

Family

ID=24864172

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69230898T Expired - Fee Related DE69230898T2 (de) 1991-06-10 1992-05-07 Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren

Country Status (5)

Country Link
US (1) US5293591A (de)
EP (1) EP0518479B1 (de)
JP (1) JPH05165718A (de)
AT (1) ATE191801T1 (de)
DE (1) DE69230898T2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4403791A1 (de) * 1994-02-03 1995-08-10 Siemens Ag Datenverarbeitungsanlage
US5950222A (en) * 1996-03-14 1999-09-07 Sanyo Electric Co., Ltd. Microcomputer using a non-volatile memory
US5949997A (en) * 1997-01-03 1999-09-07 Ncr Corporation Method and apparatus for programming a microprocessor using an address decode circuit
US6108756A (en) * 1997-01-17 2000-08-22 Integrated Device Technology, Inc. Semaphore enhancement to allow bank selection of a shared resource memory device
US5751638A (en) * 1997-01-17 1998-05-12 Integrated Device Technology, Inc. Mail-box design for non-blocking communication across ports of a multi-port device
US6212607B1 (en) 1997-01-17 2001-04-03 Integrated Device Technology, Inc. Multi-ported memory architecture using single-ported RAM
US6198691B1 (en) * 1997-07-03 2001-03-06 Microchip Technology Incorporated Force page paging scheme for microcontrollers of various sizes using data random access memory
US6029241A (en) * 1997-10-28 2000-02-22 Microchip Technology Incorporated Processor architecture scheme having multiple bank address override sources for supplying address values and method therefor
EP1188114B1 (de) * 1999-05-17 2008-07-23 Sun Microsystems, Inc. Dynamische behandlung von objektversionen für eine raum-zeit dimensionale programmausführungsunterstützung
US6353881B1 (en) 1999-05-17 2002-03-05 Sun Microsystems, Inc. Supporting space-time dimensional program execution by selectively versioning memory updates
ATE466338T1 (de) * 2004-02-12 2010-05-15 Irdeto Access Bv Verfahren und system zur externen speicherung von daten
JP4357442B2 (ja) * 2005-03-23 2009-11-04 株式会社東芝 プラン実行装置、プラン実行方法およびプログラム
US7930589B2 (en) * 2005-06-17 2011-04-19 Analog Devices, Inc. Interrupt-responsive non-volatile memory system and method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3737860A (en) * 1972-04-13 1973-06-05 Honeywell Inf Systems Memory bank addressing
US4326247A (en) * 1978-09-25 1982-04-20 Motorola, Inc. Architecture for data processor
US4484271A (en) * 1979-01-31 1984-11-20 Honeywell Information Systems Inc. Microprogrammed system having hardware interrupt apparatus
US4368515A (en) * 1981-05-07 1983-01-11 Atari, Inc. Bank switchable memory system
US4475176A (en) * 1981-08-06 1984-10-02 Tokyo Shibaura Denki Kabushiki Kaisha Memory control system
US4603384A (en) * 1983-11-25 1986-07-29 Texas Instruments Incorporated Data processing system with multiple memories and program counter
US4685084A (en) * 1985-06-07 1987-08-04 Intel Corporation Apparatus for selecting alternate addressing mode and read-only memory
US4791603A (en) * 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
US4787032A (en) * 1986-09-08 1988-11-22 Compaq Computer Corporation Priority arbitration circuit for processor access
US5008816A (en) * 1987-11-06 1991-04-16 International Business Machines Corporation Data processing system with multi-access memory
US4839628A (en) * 1988-01-11 1989-06-13 Motorola, Inc. Paging receiver having selectively protected regions of memory
US5146581A (en) * 1988-02-24 1992-09-08 Sanyo Electric Co., Ltd. Subprogram executing data processing system having bank switching control storing in the same address area in each of memory banks
JPH01216433A (ja) * 1988-02-24 1989-08-30 Sanyo Electric Co Ltd 割込制御方式
US4984213A (en) * 1989-02-21 1991-01-08 Compaq Computer Corporation Memory block address determination circuit
US5047989A (en) * 1989-03-10 1991-09-10 Intel Corporation Chapter mode selection apparatus for MOS memory

Also Published As

Publication number Publication date
ATE191801T1 (de) 2000-04-15
DE69230898T2 (de) 2000-12-07
US5293591A (en) 1994-03-08
EP0518479B1 (de) 2000-04-12
EP0518479A2 (de) 1992-12-16
EP0518479A3 (en) 1993-10-13
JPH05165718A (ja) 1993-07-02

Similar Documents

Publication Publication Date Title
DE69230898D1 (de) Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren
EP0323795A3 (de) Verfahren und Vorrichtung zur Aufteilung von Datenverarbeitungsfunktionen zwischen mehreren Prozessoren
ATE198106T1 (de) System zur verteilung von verarbeiteten aufgaben in einen signal-prozessor und entscheidungsfindung schnittstelle-mikroprozessor
ES8400205A1 (es) Sistema digital para la representacion visual de imagenes.
IL142676A0 (en) Control program product and data processing system
KR830006725A (ko) 수치 제어 방식
JPS6446135A (en) Central processor for digital computer
CA2146243A1 (en) General analysis system
DE69219335D1 (de) Steuerungssystem für werkzeugmaschine
JPS5779557A (en) Data processor
ES529242A0 (es) Perfeccionamientos en un control de programa memorizable con programa de usuario recorrido ciclicamente.
KR960002021A (ko) 인터럽트처리장치 및 그 방법
KR830010423A (ko) 데이터 처리 시스템의 데이터 교환방식
EP0297891A3 (de) Vorrichtung und Verfahren für den Hauptspeicherschutz mit Verwendung von Zugriffs- und logischen Fehlersignalen
EP0299075A4 (de) Verarbeitungseinheit mit mindestens einem zusatzprozessor.
KR940027662A (ko) 아우트폰트데이타 발생방법
BR9403859A (pt) Sistemas de processamento de informação e método de operá-los
DE3680432D1 (de) Rasterbildspeicher.
JPS5556235A (en) Initializing method of terminal controller on decentralized control system
EP1055999A3 (de) Prozessorsystem mit Adressencoprozessor
JPS56111905A (en) Programmable sequence controller
JPS61202225A (ja) プロセツサによるハ−ドウエア制御方式
JPS6466721A (en) Resetting circuit
JPS5491156A (en) Data processing system
EP0278263A3 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee