DE69126584T2 - Fehlerbehandlung in einer zentralen Verarbeitungseinheit aus VLSI, die ein Adress- und Ausführungspipelinemodul verwendet - Google Patents

Fehlerbehandlung in einer zentralen Verarbeitungseinheit aus VLSI, die ein Adress- und Ausführungspipelinemodul verwendet

Info

Publication number
DE69126584T2
DE69126584T2 DE1991626584 DE69126584T DE69126584T2 DE 69126584 T2 DE69126584 T2 DE 69126584T2 DE 1991626584 DE1991626584 DE 1991626584 DE 69126584 T DE69126584 T DE 69126584T DE 69126584 T2 DE69126584 T2 DE 69126584T2
Authority
DE
Germany
Prior art keywords
unit
error
xram
instructions
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE1991626584
Other languages
English (en)
Other versions
DE69126584D1 (de
Inventor
Clinton B Eckard
Leonard Rabins
Ronald E Lange
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Inc filed Critical Bull HN Information Systems Inc
Publication of DE69126584D1 publication Critical patent/DE69126584D1/de
Application granted granted Critical
Publication of DE69126584T2 publication Critical patent/DE69126584T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Advance Control (AREA)
  • Debugging And Monitoring (AREA)
DE1991626584 1990-09-18 1991-07-19 Fehlerbehandlung in einer zentralen Verarbeitungseinheit aus VLSI, die ein Adress- und Ausführungspipelinemodul verwendet Expired - Fee Related DE69126584T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US58422990A 1990-09-18 1990-09-18

Publications (2)

Publication Number Publication Date
DE69126584D1 DE69126584D1 (de) 1997-07-24
DE69126584T2 true DE69126584T2 (de) 1998-02-05

Family

ID=24336459

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1991626584 Expired - Fee Related DE69126584T2 (de) 1990-09-18 1991-07-19 Fehlerbehandlung in einer zentralen Verarbeitungseinheit aus VLSI, die ein Adress- und Ausführungspipelinemodul verwendet

Country Status (3)

Country Link
EP (1) EP0476262B1 (de)
AU (1) AU644160B2 (de)
DE (1) DE69126584T2 (de)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4920477A (en) * 1987-04-20 1990-04-24 Multiflow Computer, Inc. Virtual address table look aside buffer miss recovery method and apparatus
US4875160A (en) * 1988-07-20 1989-10-17 Digital Equipment Corporation Method for implementing synchronous pipeline exception recovery
GB8828817D0 (en) * 1988-12-09 1989-01-18 Int Computers Ltd Data processing apparatus
US4982402A (en) * 1989-02-03 1991-01-01 Digital Equipment Corporation Method and apparatus for detecting and correcting errors in a pipelined computer system

Also Published As

Publication number Publication date
AU7637791A (en) 1992-03-26
EP0476262B1 (de) 1997-06-18
EP0476262A2 (de) 1992-03-25
DE69126584D1 (de) 1997-07-24
AU644160B2 (en) 1993-12-02
EP0476262A3 (en) 1993-05-19

Similar Documents

Publication Publication Date Title
US6266759B1 (en) Register scoreboarding to support overlapped execution of vector memory reference instructions in a vector processor
CN101454753B (zh) 处理异构资源的地址转换和异常
US4250546A (en) Fast interrupt method
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
EP0533337B1 (de) Anordnung und Verfahren zur Auflösung von Abhängigkeiten unter mehreren Befehlen in einer Speicheranordnung
US5752013A (en) Method and apparatus for providing precise fault tracing in a superscalar microprocessor
US6341324B1 (en) Exception processing in superscalar microprocessor
EP1562109B1 (de) Verbreitung eines Thread-IDs in einem Multithreadpipelineprozessor
JPH0784965A (ja) マルチプロセッサ・コンピュータ・システムのプロセッサ順序付け方法および装置
ES8406756A1 (es) Un procesador central para un sistema de tratamiento de datos digitales de proposito general
JP3183837B2 (ja) ロード・キュー及びバイパス・エラーを検出する方法
CA2349662A1 (en) Interrupt architecture for a non-uniform memory access (numa) data processing system
DE3486085D1 (de) Zentrale verarbeitungseinheit fuer einen digitalrechner.
US5748937A (en) Computer system that maintains processor ordering consistency by snooping an external bus for conflicts during out of order execution of memory access instructions
JPS59154564A (ja) プログラマブルコントロ−ラ
US5802359A (en) Mapping processor state into a millicode addressable processor state register array
US5574872A (en) Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling
JPS55134459A (en) Data processing system
US4152763A (en) Control system for central processing unit with plural execution units
US20220413870A1 (en) Technology For Optimizing Memory-To-Register Operations
US5469552A (en) Pipelined data processor having combined operand fetch and execution stage to reduce number of pipeline stages and penalty associated with branch instructions
DE69126584T2 (de) Fehlerbehandlung in einer zentralen Verarbeitungseinheit aus VLSI, die ein Adress- und Ausführungspipelinemodul verwendet
US6775762B1 (en) Processor and processor system
JP2778717B2 (ja) データ処理ユニット
JP3180953B2 (ja) トレース情報採取機構

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee