DE69028066D1 - Kombinierte synchrone und asynchrone Speichersteuerung - Google Patents

Kombinierte synchrone und asynchrone Speichersteuerung

Info

Publication number
DE69028066D1
DE69028066D1 DE69028066T DE69028066T DE69028066D1 DE 69028066 D1 DE69028066 D1 DE 69028066D1 DE 69028066 T DE69028066 T DE 69028066T DE 69028066 T DE69028066 T DE 69028066T DE 69028066 D1 DE69028066 D1 DE 69028066D1
Authority
DE
Germany
Prior art keywords
memory control
asynchronous memory
combined synchronous
synchronous
combined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69028066T
Other languages
English (en)
Other versions
DE69028066T2 (de
Inventor
John S Thayer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of DE69028066D1 publication Critical patent/DE69028066D1/de
Application granted granted Critical
Publication of DE69028066T2 publication Critical patent/DE69028066T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Dram (AREA)
DE69028066T 1989-11-03 1990-10-17 Kombinierte synchrone und asynchrone Speichersteuerung Expired - Lifetime DE69028066T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/431,656 US5218686A (en) 1989-11-03 1989-11-03 Combined synchronous and asynchronous memory controller

Publications (2)

Publication Number Publication Date
DE69028066D1 true DE69028066D1 (de) 1996-09-19
DE69028066T2 DE69028066T2 (de) 1997-02-20

Family

ID=23712877

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69028066T Expired - Lifetime DE69028066T2 (de) 1989-11-03 1990-10-17 Kombinierte synchrone und asynchrone Speichersteuerung

Country Status (4)

Country Link
US (1) US5218686A (de)
EP (1) EP0426329B1 (de)
CA (1) CA2027947A1 (de)
DE (1) DE69028066T2 (de)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2511146B2 (ja) * 1989-07-07 1996-06-26 富士通株式会社 デ―タ処理装置
EP0440456B1 (de) * 1990-01-31 1997-01-08 Hewlett-Packard Company Stossbetrieb für Mikroprozessor mit externem Systemspeicher
JPH04230508A (ja) * 1990-10-29 1992-08-19 Internatl Business Mach Corp <Ibm> 低電力消費メモリ装置
US5265216A (en) * 1991-06-28 1993-11-23 Digital Equipment Corporation High performance asynchronous bus interface
US5345573A (en) * 1991-10-04 1994-09-06 Bull Hn Information Systems Inc. High speed burst read address generation with high speed transfer
EP0541288B1 (de) * 1991-11-05 1998-07-08 Fu-Chieh Hsu Redundanzarchitektur für Schaltungsmodul
US5831467A (en) * 1991-11-05 1998-11-03 Monolithic System Technology, Inc. Termination circuit with power-down mode for use in circuit module architecture
US5498990A (en) * 1991-11-05 1996-03-12 Monolithic System Technology, Inc. Reduced CMOS-swing clamping circuit for bus lines
US5576554A (en) * 1991-11-05 1996-11-19 Monolithic System Technology, Inc. Wafer-scale integrated circuit interconnect structure architecture
US5448714A (en) * 1992-01-02 1995-09-05 Integrated Device Technology, Inc. Sequential-access and random-access dual-port memory buffer
WO1994003901A1 (en) * 1992-08-10 1994-02-17 Monolithic System Technology, Inc. Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
CA2118662C (en) * 1993-03-22 1999-07-13 Paul A. Santeler Memory controller having all dram address and control signals provided synchronously from a single device
US5444857A (en) * 1993-05-12 1995-08-22 Intel Corporation Method and apparatus for cycle tracking variable delay lines
US5813028A (en) * 1993-10-12 1998-09-22 Texas Instruments Incorporated Cache read miss request invalidation prevention method
US5611072A (en) * 1993-10-12 1997-03-11 Texas Instruments Incorporated Cache with an extended single cycle read/write system and method
GB2283596B (en) * 1993-11-01 1998-07-01 Ericsson Ge Mobile Communicat Multiprocessor data memory sharing
US5729709A (en) * 1993-11-12 1998-03-17 Intel Corporation Memory controller with burst addressing circuit
JPH07175728A (ja) * 1993-12-20 1995-07-14 Hokkaido Nippon Denki Software Kk ディスクキャッシュデータ保全方式
US5544334A (en) * 1993-12-22 1996-08-06 International Business Machines Corporation Micro channel bus computer system with IDE hard drive interface
US5692189A (en) * 1994-07-05 1997-11-25 Microsoft Corporation Method and apparatus for isolating circuit boards in a computer system
US5655113A (en) 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
WO1996002036A1 (en) * 1994-07-07 1996-01-25 Elonex Technologies, Inc. Micro personal digital assistant
US5652915A (en) * 1995-02-21 1997-07-29 Northern Telecom Limited System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall
JP4341043B2 (ja) * 1995-03-06 2009-10-07 真彦 久野 Ｉ／ｏ拡張装置，外部記憶装置，この外部記憶装置へのアクセス方法及び装置
US5916311A (en) * 1996-03-27 1999-06-29 Matsushita Electric Industrial Co., Ltd. Bus controller and information processing device providing reduced idle cycle time during synchronization
US6209071B1 (en) * 1996-05-07 2001-03-27 Rambus Inc. Asynchronous request/synchronous data dynamic random access memory
US6047361A (en) * 1996-08-21 2000-04-04 International Business Machines Corporation Memory control device, with a common synchronous interface coupled thereto, for accessing asynchronous memory devices and different synchronous devices
US6263448B1 (en) 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
DE69919992T2 (de) * 1999-06-09 2005-01-20 Texas Instruments Inc., Dallas Verteilter Speicher mit programmierbarer Grösse
US7389374B1 (en) 2000-05-17 2008-06-17 Marvell International Ltd. High latency interface between hardware components
US6871251B1 (en) * 2000-05-17 2005-03-22 Marvell International Ltd. High latency interface between hardware components
US6421280B1 (en) * 2000-05-31 2002-07-16 Intel Corporation Method and circuit for loading data and reading data
US7281065B1 (en) 2000-08-17 2007-10-09 Marvell International Ltd. Long latency interface protocol
CA2316590A1 (en) * 2000-08-23 2002-02-23 Celestica International Inc. System and method for using a synchronous device with an asynchronous memory controller
US6748502B2 (en) * 2001-01-12 2004-06-08 Hitachi, Ltd. Virtual volume storage
US7149824B2 (en) * 2002-07-10 2006-12-12 Micron Technology, Inc. Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction
US7213084B2 (en) * 2003-10-10 2007-05-01 International Business Machines Corporation System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit
US8478947B2 (en) * 2005-07-05 2013-07-02 Arm Limited Memory controller
US7349258B2 (en) * 2005-12-06 2008-03-25 Sandisk Corporation Reducing read disturb for non-volatile storage
US7519754B2 (en) * 2005-12-28 2009-04-14 Silicon Storage Technology, Inc. Hard disk drive cache memory and playback device
US20070147115A1 (en) * 2005-12-28 2007-06-28 Fong-Long Lin Unified memory and controller
US8713288B2 (en) * 2010-06-17 2014-04-29 Hitachi, Ltd. Storage system comprising multiple microprocessors and method for sharing processing in this storage system
US9830086B2 (en) 2016-03-03 2017-11-28 Samsung Electronics Co., Ltd. Hybrid memory controller for arbitrating access to volatile and non-volatile memories in a hybrid memory group

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US4292669A (en) * 1978-02-28 1981-09-29 Burroughs Corporation Autonomous data communications subsystem
US4615017A (en) * 1983-09-19 1986-09-30 International Business Machines Corporation Memory controller with synchronous or asynchronous interface
US4937777A (en) * 1987-10-07 1990-06-26 Allen-Bradley Company, Inc. Programmable controller with multiple task processors

Also Published As

Publication number Publication date
EP0426329A1 (de) 1991-05-08
CA2027947A1 (en) 1991-05-04
US5218686A (en) 1993-06-08
DE69028066T2 (de) 1997-02-20
EP0426329B1 (de) 1996-08-14

Similar Documents

Publication Publication Date Title
DE69028066D1 (de) Kombinierte synchrone und asynchrone Speichersteuerung
DK447089A (da) Okkluderingsindretning
DK313188A (da) 9-alfa-hydroxy-steroider, deres og de tilsvarende 9(11)-dehydro-derivaters fremstilling og laegemidler indeholdende steroiderne
DE69024173D1 (de) Nur-Lese-Speicheranordnung
ATA129389A (de) Zwei-phasen-knochenzement
DK418789A (da) Makrolidforbindelser
DK308887A (da) Haarskyllekonditioneringsmiddel
BR8906488A (pt) Gel desodorante e antitranspirante
FI102437B1 (fi) Limitetty synkroninen/asynkroninen tietoväylä
DE69030127D1 (de) Speicherschnittstellensteuerung
DE69333520D1 (de) Synchrone LSI Speicherandordnung
FR2636955B1 (fr) Organopolysiloxane
DE69032035D1 (de) FIFO-Speicher
DK625389A (da) Makrolidforbindelser
DE68925079D1 (de) Polyester-Zusammensetzung
ATA282188A (de) Lockenwickler
DK38589D0 (da) Makrolidforbindelser
FR2629338B1 (fr) Implant femoro-rotulien
DK60890D0 (da) Tetrahydropyridinderivat
KR900009561U (ko) 화장품 케이스
FR2628315B1 (fr) Implant cotyloidien
BR8900922A (pt) Aparelho depilador
KR900010173U (ko) 의류
SE8803174D0 (sv) Synkronmotor
BR6901800U (pt) Disposicao introduzida em protese capilar

Legal Events

Date Code Title Description
8364 No opposition during term of opposition