DE60326563D1 - Verfahren und vorrichtung zur umlenkung von operationen zwischen schnittstellen - Google Patents

Verfahren und vorrichtung zur umlenkung von operationen zwischen schnittstellen

Info

Publication number
DE60326563D1
DE60326563D1 DE60326563T DE60326563T DE60326563D1 DE 60326563 D1 DE60326563 D1 DE 60326563D1 DE 60326563 T DE60326563 T DE 60326563T DE 60326563 T DE60326563 T DE 60326563T DE 60326563 D1 DE60326563 D1 DE 60326563D1
Authority
DE
Germany
Prior art keywords
interfaces
sliding operations
operations
sliding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60326563T
Other languages
English (en)
Inventor
Anders Jagd
Ryan Kinter
Gideon Intrater
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MIPS Tech LLC
Original Assignee
MIPS Technologies Inc
MIPS Tech LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MIPS Technologies Inc, MIPS Tech LLC filed Critical MIPS Technologies Inc
Application granted granted Critical
Publication of DE60326563D1 publication Critical patent/DE60326563D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3812—Instruction prefetching with instruction modification, e.g. store into instruction stream
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
DE60326563T 2002-04-26 2003-04-17 Verfahren und vorrichtung zur umlenkung von operationen zwischen schnittstellen Expired - Lifetime DE60326563D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/135,004 US6961819B2 (en) 2002-04-26 2002-04-26 Method and apparatus for redirection of operations between interfaces
PCT/US2003/012200 WO2003091884A1 (en) 2002-04-26 2003-04-17 Method and apparatus for redirection of operations between interfaces

Publications (1)

Publication Number Publication Date
DE60326563D1 true DE60326563D1 (de) 2009-04-23

Family

ID=29249358

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60326563T Expired - Lifetime DE60326563D1 (de) 2002-04-26 2003-04-17 Verfahren und vorrichtung zur umlenkung von operationen zwischen schnittstellen

Country Status (6)

Country Link
US (2) US6961819B2 (de)
EP (1) EP1499978B1 (de)
AU (1) AU2003225084A1 (de)
DE (1) DE60326563D1 (de)
HK (1) HK1078352A1 (de)
WO (1) WO2003091884A1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2984463B2 (ja) * 1991-06-24 1999-11-29 株式会社日立製作所 マイクロコンピュータ
US6961819B2 (en) * 2002-04-26 2005-11-01 Mips Technologies, Inc. Method and apparatus for redirection of operations between interfaces
US20050203923A1 (en) * 2004-03-11 2005-09-15 Shand Mark A. Method and system of a network link adapter
NZ548528A (en) * 2006-07-14 2009-02-28 Arc Innovations Ltd Text encoding system and method
US8161227B1 (en) * 2006-10-30 2012-04-17 Siliconsystems, Inc. Storage subsystem capable of programming field-programmable devices of a target computer system
JP4324810B2 (ja) * 2007-04-10 2009-09-02 セイコーエプソン株式会社 マイクロコンピュータ、電子機器及びフラッシュメモリのプロテクト方式
US7958333B2 (en) * 2007-05-30 2011-06-07 XMOS Ltd. Processor with memory access stage adapted to fetch an instruction of a thread when no memory access operation is detected
US8086634B2 (en) * 2008-10-07 2011-12-27 Hitachi, Ltd. Method and apparatus for improving file access performance of distributed storage system
KR20120052251A (ko) * 2009-08-25 2012-05-23 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. 에러 정정
US9396115B2 (en) * 2012-08-02 2016-07-19 International Business Machines Corporation Rewind only transactions in a data processing system supporting transactional storage accesses
US9430166B2 (en) * 2012-08-10 2016-08-30 International Business Machines Corporation Interaction of transactional storage accesses with other atomic semantics

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574872A (en) * 1991-12-10 1996-11-12 Intel Corporation Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling
US5875464A (en) 1991-12-10 1999-02-23 International Business Machines Corporation Computer system with private and shared partitions in cache
US5638532A (en) 1994-12-06 1997-06-10 Digital Equipment Corporation Apparatus and method for accessing SMRAM in a computer based upon a processor employing system management mode
US5809530A (en) 1995-11-13 1998-09-15 Motorola, Inc. Method and apparatus for processing multiple cache misses using reload folding and store merging
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US6192455B1 (en) * 1998-03-30 2001-02-20 Intel Corporation Apparatus and method for preventing access to SMRAM space through AGP addressing
US6122727A (en) * 1998-08-24 2000-09-19 Advanced Micro Devices, Inc. Symmetrical instructions queue for high clock frequency scheduling
US6212622B1 (en) * 1998-08-24 2001-04-03 Advanced Micro Devices, Inc. Mechanism for load block on store address generation
US6212623B1 (en) * 1998-08-24 2001-04-03 Advanced Micro Devices, Inc. Universal dependency vector/queue entry
US6314500B1 (en) 1999-01-11 2001-11-06 International Business Machines Corporation Selective routing of data in a multi-level memory architecture based on source identification information
US6708254B2 (en) * 1999-11-10 2004-03-16 Nec Electronics America, Inc. Parallel access virtual channel memory system
US6864896B2 (en) 2001-05-15 2005-03-08 Rambus Inc. Scalable unified memory architecture
US6961819B2 (en) * 2002-04-26 2005-11-01 Mips Technologies, Inc. Method and apparatus for redirection of operations between interfaces

Also Published As

Publication number Publication date
US20030204685A1 (en) 2003-10-30
US20060036808A1 (en) 2006-02-16
HK1078352A1 (en) 2006-03-10
EP1499978B1 (de) 2009-03-11
US6961819B2 (en) 2005-11-01
EP1499978A1 (de) 2005-01-26
EP1499978A4 (de) 2007-03-07
WO2003091884A1 (en) 2003-11-06
US7634619B2 (en) 2009-12-15
AU2003225084A1 (en) 2003-11-10

Similar Documents

Publication Publication Date Title
DE60226674D1 (de) Verfahren und Vorrichtung zur Ausrüstung von Bohrlöchern
ATE357781T1 (de) Verfahren und vorrichtung zur verminderung von übertragungsfehlern
DE60143855D1 (de) Vorrichtung und verfahren zur erfassung und zum au
DE50213504D1 (de) Verfahren und vorrichtung zur prädiktion von beweg
DE10391476D2 (de) Verfahren und Vorrichtung zum Auftragen von Fluiden
ATE299060T1 (de) Verfahren und vorrichtung zur drehbearbeitung
DE602004019713D1 (de) Vorrichtung und verfahren zur synchronisierten antitachykarden stimulation
DE60309822D1 (de) Verfahren und Vorrichtung zur Spracherkennung
DE60237007D1 (de) Verfahren und vorrichtung zur kurzfristigen inspekrobustheit
DE60216640D1 (de) Verfahren und vorrichtung zum selbständigen glätten
DE60235050D1 (de) Verfahren und Vorrichtung zur Koordination von Speicheroperationen zwischen unterschiedlich angeordneten Speicherkomponenten
DE60319294D1 (de) Vorrichtung und Verfahren zur Substratbehandlung
DE60124225D1 (de) Verfahren und Vorrichtung zur Erkennung von Emotionen
DE60311759D1 (de) Verfahren und Vorrichtung zur Prüfung von Fingerabdrücken
DE602005023270D1 (de) Vorrichtung und verfahren zur modellierung von beziehungen zwischen signalen
DE10359431A8 (de) Verfahren und Vorrichtung zur vaskulären Navigation
DE60221158D1 (de) Vorrichtung und verfahren für oberflächeneigenschaften
DE60329365D1 (de) Verfahren und Vorrichtung zur Prüfung von Dokumenten
DE60314937D1 (de) Vorrichtung und Verfahren zur Röntgenografie
DE60121632D1 (de) Verfahren und vorrichtung für echounterdrüchung
DE60308471D1 (de) Verfahren und Vorrichtung zur Inspektion von Oberflächen
DE50214057D1 (de) Verfahren und vorrichtung zur kontinuierlichen hertallschmelze
DE60326563D1 (de) Verfahren und vorrichtung zur umlenkung von operationen zwischen schnittstellen
DE60216907D1 (de) Vorrichtung und Verfahren zur Wellenlängenbestimmung
DE60227465D1 (de) Verfahren und Vorrichtung zum Abdecken

Legal Events

Date Code Title Description
8364 No opposition during term of opposition