DE60324717D1 - Verfahren und System zur Datenübertragung - Google Patents
Verfahren und System zur DatenübertragungInfo
- Publication number
- DE60324717D1 DE60324717D1 DE60324717T DE60324717T DE60324717D1 DE 60324717 D1 DE60324717 D1 DE 60324717D1 DE 60324717 T DE60324717 T DE 60324717T DE 60324717 T DE60324717 T DE 60324717T DE 60324717 D1 DE60324717 D1 DE 60324717D1
- Authority
- DE
- Germany
- Prior art keywords
- data transmission
- transmission
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1087—Data input latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4067—Refresh in standby or low power modes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4068—Voltage or leakage in refresh operations
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07108400A EP1818831B1 (de) | 2003-06-27 | 2003-06-27 | Verfahren und System zur Datenübertragung |
EP03736289A EP1640872B1 (de) | 2003-06-27 | 2003-06-27 | Verfahren und system zur datenübertragung |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60324717D1 true DE60324717D1 (de) | 2008-12-24 |
Family
ID=38180573
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60324717T Expired - Lifetime DE60324717D1 (de) | 2003-06-27 | 2003-06-27 | Verfahren und System zur Datenübertragung |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP1818831B1 (de) |
DE (1) | DE60324717D1 (de) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2806324B2 (ja) * | 1995-08-25 | 1998-09-30 | 日本電気株式会社 | 内部降圧回路 |
JP4216457B2 (ja) * | 2000-11-30 | 2009-01-28 | 富士通マイクロエレクトロニクス株式会社 | 半導体記憶装置及び半導体装置 |
-
2003
- 2003-06-27 DE DE60324717T patent/DE60324717D1/de not_active Expired - Lifetime
- 2003-06-27 EP EP07108400A patent/EP1818831B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1818831B1 (de) | 2008-11-12 |
EP1818831A1 (de) | 2007-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602004029760D1 (de) | System und Verfahren zur Datenmigration | |
DE60112759D1 (de) | Vorrichtungen und verfahren zur datenübertragung | |
DE60222365D1 (de) | Verfahren und vorrichtung zur datenübertragung | |
DE60213185D1 (de) | Verfahren und Vorrichtung zur Datenübertragung | |
DE60307032D1 (de) | Steuerungs-Verfahren und -Vorrichtung zur Datenübertragung | |
DE60217171D1 (de) | Verfahren, System und Vorrichtung zur Datenübertragung | |
DE60328739D1 (de) | System und Verfahren zur Datenstromverteilung | |
DE602004005291D1 (de) | Verfahren und Schaltungsanordnung zur Datenrückgewinnung | |
ATE357781T1 (de) | Verfahren und vorrichtung zur verminderung von übertragungsfehlern | |
DE60130944D1 (de) | Verfahren zur Datenübertragung | |
DE602005000640D1 (de) | System und Verfahren zur OFDM-Kommunikation | |
DE60321799D1 (de) | Verfahren und system zur datenübertragung in einem kommunikationssystem | |
DE60301811D1 (de) | Verfahren zur Kommunikationssteuerung und System zur Kommunikationssteuerung | |
DE60034319D1 (de) | System und Verfahren zur Realzeitdatenübertragung | |
DE602004004706D1 (de) | Verfahren und System zur Kommunikationssteuerung | |
DE602004003002D1 (de) | System und Verfahren zur Verringerung von Interferenzstörungen zwischen Datenübertragungssignalen | |
DE602004026140D1 (de) | Übertragungssystem und Verfahren zur Kommunikationssteuerung | |
DE60324203D1 (de) | Verfahren und system zur datenübertragung | |
DE602004024327D1 (de) | Verfahren und system zur fernverwaltung von drahtlosen sende-/empfangseinheiten | |
DE602004016281D1 (de) | Verfahren und System zur Speicherverwaltung | |
DE602005006338D1 (de) | Vorrichtung und Verfahren zur Datenübertragungsverarbeitung | |
DE50110859D1 (de) | Verfahren zur Datenübertragung | |
DE602006017472D1 (de) | Verfahren und Vorrichtung zur Datenübertragung | |
DE60233935D1 (de) | Verfahren und Gerät zur Datenverarbeitung | |
DE50308097D1 (de) | Verfahren zur Informationsübertragung und Informationsempfänger |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8327 | Change in the person/name/address of the patent owner |
Owner name: FUJITSU MICROELECTRONICS LTD., TOKYO, JP |
|
8381 | Inventor (new situation) |
Inventor name: FUJIOKA, SHINYA, KANAGAWA, JP Inventor name: SATO, KOTOKU, KANAGAWA, JP Inventor name: IKEDA, HITOSHI, KANAGAWA, JP Inventor name: OKUYAMA, YOSHIAKI, KANAGAWA, JP Inventor name: OHNO, JUN, KANAGAWA, JP |
|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: FUJITSU SEMICONDUCTOR LTD., YOKOHAMA, KANAGAWA, JP |
|
8328 | Change in the person/name/address of the agent |
Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE |