DE60210494D1 - Hochgeschwindigkeitsberechnung in einer arithmetik- und logikschaltung - Google Patents

Hochgeschwindigkeitsberechnung in einer arithmetik- und logikschaltung

Info

Publication number
DE60210494D1
DE60210494D1 DE60210494T DE60210494T DE60210494D1 DE 60210494 D1 DE60210494 D1 DE 60210494D1 DE 60210494 T DE60210494 T DE 60210494T DE 60210494 T DE60210494 T DE 60210494T DE 60210494 D1 DE60210494 D1 DE 60210494D1
Authority
DE
Germany
Prior art keywords
significant bits
binary
bits
operand
binary operand
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60210494T
Other languages
English (en)
Other versions
DE60210494T2 (de
Inventor
Santanu Dutta
Deepak Singh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Application granted granted Critical
Publication of DE60210494D1 publication Critical patent/DE60210494D1/de
Publication of DE60210494T2 publication Critical patent/DE60210494T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/507—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using selection between two conditionally calculated carry or sum values
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3816—Accepting numbers of variable word length
DE60210494T 2001-11-08 2002-10-30 Hochgeschwindigkeitsberechnung in einer arithmetik- und logikschaltung Expired - Fee Related DE60210494T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/005,551 US20030088602A1 (en) 2001-11-08 2001-11-08 High-speed computation in arithmetic logic circuit
US5551 2001-11-08
PCT/IB2002/004568 WO2003040859A2 (en) 2001-11-08 2002-10-30 High-speed computation in arithmetic logic circuit

Publications (2)

Publication Number Publication Date
DE60210494D1 true DE60210494D1 (de) 2006-05-18
DE60210494T2 DE60210494T2 (de) 2006-11-30

Family

ID=21716430

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60210494T Expired - Fee Related DE60210494T2 (de) 2001-11-08 2002-10-30 Hochgeschwindigkeitsberechnung in einer arithmetik- und logikschaltung

Country Status (8)

Country Link
US (1) US20030088602A1 (de)
EP (1) EP1446713B1 (de)
JP (1) JP2005508541A (de)
KR (1) KR20040063143A (de)
AT (1) ATE322715T1 (de)
AU (1) AU2002343144A1 (de)
DE (1) DE60210494T2 (de)
WO (1) WO2003040859A2 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030103166A1 (en) * 2001-11-21 2003-06-05 Macinnis Alexander G. Method and apparatus for vertical compression and de-compression of progressive video data
US7475104B2 (en) * 2005-02-09 2009-01-06 International Business Machines Corporation System and method for providing a double adder for decimal floating point operations
US8885510B2 (en) 2012-10-09 2014-11-11 Netspeed Systems Heterogeneous channel capacities in an interconnect
US9471726B2 (en) 2013-07-25 2016-10-18 Netspeed Systems System level simulation in network on chip architecture
US9473388B2 (en) 2013-08-07 2016-10-18 Netspeed Systems Supporting multicast in NOC interconnect
US9158882B2 (en) * 2013-12-19 2015-10-13 Netspeed Systems Automatic pipelining of NoC channels to meet timing and/or performance
US9699079B2 (en) 2013-12-30 2017-07-04 Netspeed Systems Streaming bridge design with host interfaces and network on chip (NoC) layers
US9473415B2 (en) 2014-02-20 2016-10-18 Netspeed Systems QoS in a system with end-to-end flow control and QoS aware buffer allocation
US9742630B2 (en) 2014-09-22 2017-08-22 Netspeed Systems Configurable router for a network on chip (NoC)
US9571341B1 (en) 2014-10-01 2017-02-14 Netspeed Systems Clock gating for system-on-chip elements
US9660942B2 (en) 2015-02-03 2017-05-23 Netspeed Systems Automatic buffer sizing for optimal network-on-chip design
US9444702B1 (en) 2015-02-06 2016-09-13 Netspeed Systems System and method for visualization of NoC performance based on simulation output
US9568970B1 (en) 2015-02-12 2017-02-14 Netspeed Systems, Inc. Hardware and software enabled implementation of power profile management instructions in system on chip
US9928204B2 (en) 2015-02-12 2018-03-27 Netspeed Systems, Inc. Transaction expansion for NoC simulation and NoC design
US10348563B2 (en) 2015-02-18 2019-07-09 Netspeed Systems, Inc. System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
US10050843B2 (en) 2015-02-18 2018-08-14 Netspeed Systems Generation of network-on-chip layout based on user specified topological constraints
US9864728B2 (en) 2015-05-29 2018-01-09 Netspeed Systems, Inc. Automatic generation of physically aware aggregation/distribution networks
US9825809B2 (en) 2015-05-29 2017-11-21 Netspeed Systems Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip
US10218580B2 (en) 2015-06-18 2019-02-26 Netspeed Systems Generating physically aware network-on-chip design from a physical system-on-chip specification
US10452124B2 (en) 2016-09-12 2019-10-22 Netspeed Systems, Inc. Systems and methods for facilitating low power on a network-on-chip
US20180159786A1 (en) 2016-12-02 2018-06-07 Netspeed Systems, Inc. Interface virtualization and fast path for network on chip
US10313269B2 (en) 2016-12-26 2019-06-04 Netspeed Systems, Inc. System and method for network on chip construction through machine learning
US10063496B2 (en) 2017-01-10 2018-08-28 Netspeed Systems Inc. Buffer sizing of a NoC through machine learning
US10084725B2 (en) 2017-01-11 2018-09-25 Netspeed Systems, Inc. Extracting features from a NoC for machine learning construction
US10469337B2 (en) 2017-02-01 2019-11-05 Netspeed Systems, Inc. Cost management against requirements for the generation of a NoC
US10298485B2 (en) 2017-02-06 2019-05-21 Netspeed Systems, Inc. Systems and methods for NoC construction
US10896476B2 (en) 2018-02-22 2021-01-19 Netspeed Systems, Inc. Repository of integration description of hardware intellectual property for NoC construction and SoC integration
US10547514B2 (en) 2018-02-22 2020-01-28 Netspeed Systems, Inc. Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation
US11144457B2 (en) 2018-02-22 2021-10-12 Netspeed Systems, Inc. Enhanced page locality in network-on-chip (NoC) architectures
US10983910B2 (en) 2018-02-22 2021-04-20 Netspeed Systems, Inc. Bandwidth weighting mechanism based network-on-chip (NoC) configuration
US11023377B2 (en) 2018-02-23 2021-06-01 Netspeed Systems, Inc. Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA)
US11176302B2 (en) 2018-02-23 2021-11-16 Netspeed Systems, Inc. System on chip (SoC) builder

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4203157A (en) * 1978-09-05 1980-05-13 Motorola, Inc. Carry anticipator circuit and method
BR8602717A (pt) * 1985-09-11 1987-04-14 Sperry Corp Aparelho para efetuar adicao de binarios
US5418736A (en) * 1994-03-11 1995-05-23 Nexgen, Inc. Optimized binary adders and comparators for inputs having different widths
US5504698A (en) * 1994-05-17 1996-04-02 Silicon Graphics, Inc. Compact dual function adder
US6260055B1 (en) * 1997-10-15 2001-07-10 Kabushiki Kaisha Toshiba Data split parallel shifter and parallel adder/subtractor
US6065034A (en) * 1998-04-08 2000-05-16 Advanced Micro Devices, Inc. Circuit and method employing an adder for sign extending operands
DE69817153D1 (de) * 1998-05-08 2003-09-18 St Microelectronics Srl Digitaler Hochgeschwindigkeits-Akkumulator mit grossem Dynamikbereich

Also Published As

Publication number Publication date
EP1446713A2 (de) 2004-08-18
WO2003040859A2 (en) 2003-05-15
KR20040063143A (ko) 2004-07-12
AU2002343144A1 (en) 2003-05-19
DE60210494T2 (de) 2006-11-30
EP1446713B1 (de) 2006-04-05
JP2005508541A (ja) 2005-03-31
ATE322715T1 (de) 2006-04-15
WO2003040859A3 (en) 2003-11-27
US20030088602A1 (en) 2003-05-08

Similar Documents

Publication Publication Date Title
DE60210494D1 (de) Hochgeschwindigkeitsberechnung in einer arithmetik- und logikschaltung
JPS61204736A (ja) マルチビツト加算器
Mahalakshmi et al. A power efficient carry save adder and modified carry save adder using CMOS technology
Tripathy et al. Low power multiplier architectures using Vedic mathematics in 45nm technology for high speed computing
Kumar et al. Analysis of effectiveness of power on refined numerical models of floating point arithmetic unit for biomedical applications
Anitha et al. A 32 bit mac unit design using vedic multiplier and reversible logic gate
US8429213B2 (en) Method of forcing 1's and inverting sum in an adder without incurring timing delay
KR100977963B1 (ko) 산술 논리 유닛용 셀, 이러한 셀을 포함하는 프로세서, ａｌｕ 셀을 위한 제어 회로기기, 마스킹된 ａｌｕ 셀 및 마스킹된 ａｌｕ 셀의 두 입력의 논리적 결합 방법
Shilpa et al. Design, implementation and comparative analysis of Kogge Stone adder using CMOS and GDI design: a VLSI based approach
US6542093B2 (en) Apparatus and method for reducing power and noise through reduced switching by recoding in a monotonic logic device
Ahmed et al. Low power 4-bit arithmetic logic unit using full-swing GDI technique
Swetha et al. Design of high speed, area optimized and low power arithmetic and logic unit
Sarkar et al. Design of hybrid (CSA-CSkA) adder for improvement of propagation delay
Nautiyal et al. Implementation of an ALU using modified carry select adder for low power and area-efficient applications
KR20060128007A (ko) 저전력 동작을 위해 로직 레벨을 조절하는 산술 회로
Efstathiou et al. Efficient modulo 2n+ 1 multiply and multiply-add units based on modified Booth encoding
Singh Design of low area and low power modified 32-BIT square root carry select adder
Prabhala et al. Performance Comparison of 64-Bit Adders
Ruiz et al. Compact 32-bit CMOS adder in multiple-output DCVS logic for self-timed circuits
Mondal et al. Comparative Analysis and Study on 4-bit RCA and CSK using CMOS Logic
Usha et al. Design of 4-BIT ripple carry adder using hybrid 9TFull adder
US7240085B2 (en) Faster shift value calculation using modified carry-lookahead adder
Thamaraimanalan et al. Certain Investigations on Adder Design for VLSI Signal Processing
Gowthami et al. Design of 16-bit heterogeneous adder architectures using different homogeneous adders
Majumder et al. Modified Carry Increment Adder (CSLA-CIA)

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN

8327 Change in the person/name/address of the patent owner

Owner name: NXP B.V., EINDHOVEN, NL

8339 Ceased/non-payment of the annual fee