DE602006013854D1 - Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze - Google Patents

Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze

Info

Publication number
DE602006013854D1
DE602006013854D1 DE602006013854T DE602006013854T DE602006013854D1 DE 602006013854 D1 DE602006013854 D1 DE 602006013854D1 DE 602006013854 T DE602006013854 T DE 602006013854T DE 602006013854 T DE602006013854 T DE 602006013854T DE 602006013854 D1 DE602006013854 D1 DE 602006013854D1
Authority
DE
Germany
Prior art keywords
data sets
data
sets
exclusive
dma transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006013854T
Other languages
English (en)
Inventor
Peter Brink
Richard Boyd
Brian Skerry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE602006013854D1 publication Critical patent/DE602006013854D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2211/00—Indexing scheme relating to details of data-processing equipment not covered by groups G06F3/00 - G06F13/00
    • G06F2211/10—Indexing scheme relating to G06F11/10
    • G06F2211/1002—Indexing scheme relating to G06F11/1076
    • G06F2211/1054—Parity-fast hardware, i.e. dedicated fast hardware for RAID systems with parity

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Multi Processors (AREA)
DE602006013854T 2005-09-30 2006-09-26 Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze Active DE602006013854D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/240,757 US8205019B2 (en) 2005-09-30 2005-09-30 DMA transfers of sets of data and an exclusive or (XOR) of the sets of data
PCT/US2006/037645 WO2007041154A1 (en) 2005-09-30 2006-09-26 Dma transfers of sets of data and an exclusive or (xor) of the sets of data

Publications (1)

Publication Number Publication Date
DE602006013854D1 true DE602006013854D1 (de) 2010-06-02

Family

ID=37460145

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006013854T Active DE602006013854D1 (de) 2005-09-30 2006-09-26 Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze

Country Status (6)

Country Link
US (1) US8205019B2 (de)
EP (1) EP1934764B1 (de)
CN (1) CN101273338B (de)
AT (1) ATE465453T1 (de)
DE (1) DE602006013854D1 (de)
WO (1) WO2007041154A1 (de)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9015397B2 (en) 2012-11-29 2015-04-21 Sandisk Technologies Inc. Method and apparatus for DMA transfer with synchronization optimization
US8316258B2 (en) * 2007-05-03 2012-11-20 Oracle America, Inc. System and method for error detection in a data storage system
US8959307B1 (en) 2007-11-16 2015-02-17 Bitmicro Networks, Inc. Reduced latency memory read transactions in storage devices
US8190699B2 (en) * 2008-07-28 2012-05-29 Crossfield Technology LLC System and method of multi-path data communications
US8638799B2 (en) * 2009-07-10 2014-01-28 Hewlett-Packard Development Company, L.P. Establishing network quality of service for a virtual machine
US8665601B1 (en) 2009-09-04 2014-03-04 Bitmicro Networks, Inc. Solid state drive with improved enclosure assembly
US8447908B2 (en) 2009-09-07 2013-05-21 Bitmicro Networks, Inc. Multilevel memory bus system for solid-state mass storage
US8560804B2 (en) 2009-09-14 2013-10-15 Bitmicro Networks, Inc. Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device
US9372755B1 (en) 2011-10-05 2016-06-21 Bitmicro Networks, Inc. Adaptive power cycle sequences for data recovery
CN102521062B (zh) * 2011-11-29 2015-02-11 西安空间无线电技术研究所 可全面在线自检测单粒子翻转的软件容错方法
US9043669B1 (en) 2012-05-18 2015-05-26 Bitmicro Networks, Inc. Distributed ECC engine for storage media
US9423457B2 (en) 2013-03-14 2016-08-23 Bitmicro Networks, Inc. Self-test solution for delay locked loops
US9934045B1 (en) 2013-03-15 2018-04-03 Bitmicro Networks, Inc. Embedded system boot from a storage device
US9858084B2 (en) 2013-03-15 2018-01-02 Bitmicro Networks, Inc. Copying of power-on reset sequencer descriptor from nonvolatile memory to random access memory
US9720603B1 (en) 2013-03-15 2017-08-01 Bitmicro Networks, Inc. IOC to IOC distributed caching architecture
US9400617B2 (en) 2013-03-15 2016-07-26 Bitmicro Networks, Inc. Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained
US9734067B1 (en) 2013-03-15 2017-08-15 Bitmicro Networks, Inc. Write buffering
US9501436B1 (en) 2013-03-15 2016-11-22 Bitmicro Networks, Inc. Multi-level message passing descriptor
US9798688B1 (en) 2013-03-15 2017-10-24 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9971524B1 (en) 2013-03-15 2018-05-15 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
US9430386B2 (en) 2013-03-15 2016-08-30 Bitmicro Networks, Inc. Multi-leveled cache management in a hybrid storage system
US9672178B1 (en) 2013-03-15 2017-06-06 Bitmicro Networks, Inc. Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system
US9875205B1 (en) 2013-03-15 2018-01-23 Bitmicro Networks, Inc. Network of memory systems
US10489318B1 (en) 2013-03-15 2019-11-26 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
JP5740016B2 (ja) * 2014-02-14 2015-06-24 株式会社ユニバーサルエンターテインメント 遊技機
US10025736B1 (en) 2014-04-17 2018-07-17 Bitmicro Networks, Inc. Exchange message protocol message transmission between two devices
US9811461B1 (en) 2014-04-17 2017-11-07 Bitmicro Networks, Inc. Data storage system
US9952991B1 (en) 2014-04-17 2018-04-24 Bitmicro Networks, Inc. Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation
US10078604B1 (en) 2014-04-17 2018-09-18 Bitmicro Networks, Inc. Interrupt coalescing
US10042792B1 (en) 2014-04-17 2018-08-07 Bitmicro Networks, Inc. Method for transferring and receiving frames across PCI express bus for SSD device
US10055150B1 (en) 2014-04-17 2018-08-21 Bitmicro Networks, Inc. Writing volatile scattered memory metadata to flash device
CN106294232B (zh) * 2015-05-21 2019-04-30 深圳市中兴微电子技术有限公司 一种dma控制器及其实现方法
CN105446842B (zh) * 2015-12-03 2019-01-04 南京南瑞继保电气有限公司 一种adi dsp代码在线监视方法
CN107357745A (zh) * 2016-05-09 2017-11-17 飞思卡尔半导体公司 具有算术单元的dma控制器
US10552050B1 (en) 2017-04-07 2020-02-04 Bitmicro Llc Multi-dimensional computer storage system
CN109947368A (zh) * 2019-03-21 2019-06-28 记忆科技(深圳)有限公司 数据可靠性检测方法、装置、计算机设备及存储介质
TWI797554B (zh) * 2021-02-05 2023-04-01 新唐科技股份有限公司 系統單晶片及控制方法
KR20230043408A (ko) 2021-09-24 2023-03-31 삼성전자주식회사 메모리 컨트롤러 및 스토리지 장치

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789128A (en) * 1980-11-25 1982-06-03 Hitachi Ltd Controlling system for information interchange
US5101492A (en) * 1989-11-03 1992-03-31 Compaq Computer Corporation Data redundancy and recovery protection
US5206943A (en) * 1989-11-03 1993-04-27 Compaq Computer Corporation Disk array controller with parity capabilities
US6134003A (en) 1991-04-29 2000-10-17 Massachusetts Institute Of Technology Method and apparatus for performing optical measurements using a fiber optic imaging guidewire, catheter or endoscope
US5333305A (en) * 1991-12-27 1994-07-26 Compaq Computer Corporation Method for improving partial stripe write performance in disk array subsystems
US5682509A (en) * 1995-12-13 1997-10-28 Ast Research, Inc. Bus interface to a RAID architecture
US5742752A (en) * 1995-12-29 1998-04-21 Symbios Logic Inc. Method for performing a RAID stripe write operation using a drive XOR command set
US6151641A (en) 1997-09-30 2000-11-21 Lsi Logic Corporation DMA controller of a RAID storage controller with integrated XOR parity computation capability adapted to compute parity in parallel with the transfer of data segments
US6070182A (en) * 1998-06-05 2000-05-30 Intel Corporation Data processor having integrated boolean and adder logic for accelerating storage and networking applications
US6145043A (en) * 1998-06-05 2000-11-07 Intel Corporation Boolean and movement accelerator
US6999771B1 (en) * 2001-09-28 2006-02-14 Arraycomm Llc Channel assignments in a wireless communication system having spatial channels including grouping existing subscribers in anticipation of a new subscriber
US7039363B1 (en) * 2001-09-28 2006-05-02 Arraycomm Llc Adaptive antenna array with programmable sensitivity
US7287101B2 (en) * 2003-08-05 2007-10-23 Intel Corporation Direct memory access using memory descriptor list
WO2005054780A1 (en) 2003-11-28 2005-06-16 The General Hospital Corporation Method and apparatus for three-dimensional spectrally encoded imaging
US20050204185A1 (en) * 2004-03-11 2005-09-15 Tait Philip J. Detecting and identifying data loss
US7913148B2 (en) * 2004-03-12 2011-03-22 Nvidia Corporation Disk controller methods and apparatus with improved striping, redundancy operations and interfaces
US20050228917A1 (en) * 2004-03-30 2005-10-13 Brink Peter C Novel structure and method for interrupt detection and processing
US7509559B2 (en) * 2005-06-27 2009-03-24 Intel Corporation Apparatus and method for parity generation in a data-packing device
US8463969B2 (en) * 2005-06-30 2013-06-11 Intel Corporation Extended message signal interrupt

Also Published As

Publication number Publication date
ATE465453T1 (de) 2010-05-15
CN101273338A (zh) 2008-09-24
EP1934764A1 (de) 2008-06-25
US8205019B2 (en) 2012-06-19
EP1934764B1 (de) 2010-04-21
WO2007041154A1 (en) 2007-04-12
CN101273338B (zh) 2011-10-05
US20070079017A1 (en) 2007-04-05

Similar Documents

Publication Publication Date Title
DE602006013854D1 (de) Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze
EP1631070A4 (de) Informationsverarbeitungsvorrichtung, informationsverarbeitungsverfahren und computerprogramm
EP1944696A4 (de) Arithmetische verarbeitungsvorrichtung, informationsverarbeitungsvorrichtung und verfahren zum zugreifen auf speicher der arithmetischen verarbeitungsvorrichtung
EP1603047A4 (de) Informationsverarbeitungseinrichtung, informationsverarbeitungsverfahren und computerprogramm
DE60332091D1 (de) Informationsverarbeitungsvorrichtung, speicherverwaltungsvorrichtung, speicherverwaltungsverfahren und informationsverarbeitungsverfahren
DE602006020306D1 (de) Verteilte und wiederholte bildwiederherstellung
EP1860569A4 (de) Informationsverarbeitungseinrichtung, informationsverarbeitungsverfahren und computerprogramm
EP1821449A4 (de) Informationsverarbeitungseinrichtung, informationsaufzeichnungsmedium, informationsverarbeitungsverfahren und computerprogramm
FI20040347A (fi) Menetelmä, tietojenkäsittelylaite, tietokoneohjelmatuote ja järjestely elektronisen datan prosessointiin
TWI340898B (en) Data processing system, computer program product and method for supporting system memory addresses with holes
EP1679594A4 (de) Informationsverarbeitungseinrichtung, prozesssteuerverfahren und computerprogramm
DE602004024944D1 (de) Informationsverarbeitungsgerät, zugangssteuerungs-verarbeitungsverfahren und computerprogramm
EP1607937A4 (de) Informationsverarbeitungseinrichtung, informationsverarbeitungsverfahren und computerprogramm
EP1655668A4 (de) Informationsverarbeitungseinrichtung, informationsaufzeichnungsmedium, informationsverarbeitungsverfahren und computerprogramm
EP1498819A4 (de) Informationsaufzeichnungsmedium, informationsverarbeitungseinrichtung, informationsverarbeitungsverfahren und computerprogramm
TW200625101A (en) Backup/restore system and method thereof
DE602004007714D1 (de) Datenverarbeitungsvorrichtung, -system und -verfahren, Speichermedium und Rechnerprogramm für das Datenverarbeitungsverfahren
DE602005019019D1 (de) Informationsverarbeitungsvorrichtung, Informationsverarbeitungsverfahren, Halbleiterbauelement und Computerprogramm
DE602006015731D1 (de) Informationsverarbeitungssystem, -vorrichtung, -verfahren, -program und -aufzeichnungsmedium
EP1796061A4 (de) Verschlüsselungs-berechnungsverfahren, verschlüsselungs-einrichtung und computerprogramm
EP1691287A4 (de) Informationsverarbeitungseinrichtung, prozesssteuerverfahren und computerprogramm
EP1965303A4 (de) Informationsverarbeitungsvorrichtung, computer, betriebsmittelzuteilungsverfarhen und betriebsmittelzuteilungsprogramm
EP1943776A4 (de) Informationsverarbeitungsvorrichtung und steuerverfahren dafür, informationsverarbeitungssystem, computerprogramm und speichermedium
EP1713276A4 (de) Informationsverarbeitungseinrichtung, informationsverarbeitungsverfahren, programm und datenstruktur
BRPI0608054A2 (pt) dispositivo processador de dados, sistema de processamento de dados e método de processamento de dados executado em um dispositivo processador de dados

Legal Events

Date Code Title Description
8364 No opposition during term of opposition