DE60141467D1 - Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers - Google Patents

Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers

Info

Publication number
DE60141467D1
DE60141467D1 DE60141467T DE60141467T DE60141467D1 DE 60141467 D1 DE60141467 D1 DE 60141467D1 DE 60141467 T DE60141467 T DE 60141467T DE 60141467 T DE60141467 T DE 60141467T DE 60141467 D1 DE60141467 D1 DE 60141467D1
Authority
DE
Germany
Prior art keywords
resumable
interruptable
segment
instruction
cleaning
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60141467T
Other languages
English (en)
Inventor
Serge Lasserre
Inverno Dominique D
Gerard Chauvel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments France SAS
Texas Instruments Inc
Original Assignee
Texas Instruments France SAS
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments France SAS, Texas Instruments Inc filed Critical Texas Instruments France SAS
Application granted granted Critical
Publication of DE60141467D1 publication Critical patent/DE60141467D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30047—Prefetch instructions; cache control instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0842—Multiuser, multiprocessor or multiprocessing cache systems for multiprocessing or multitasking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE60141467T 2001-11-15 2001-11-15 Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers Expired - Lifetime DE60141467D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01402956A EP1313014B1 (de) 2001-11-15 2001-11-15 Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers

Publications (1)

Publication Number Publication Date
DE60141467D1 true DE60141467D1 (de) 2010-04-15

Family

ID=8182970

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60141467T Expired - Lifetime DE60141467D1 (de) 2001-11-15 2001-11-15 Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers

Country Status (3)

Country Link
US (1) US6772326B2 (de)
EP (1) EP1313014B1 (de)
DE (1) DE60141467D1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7181600B1 (en) 2001-08-02 2007-02-20 Mips Technologies, Inc. Read-only access to CPO registers
US7185183B1 (en) 2001-08-02 2007-02-27 Mips Technologies, Inc. Atomic update of CPO state
JP2004005287A (ja) * 2002-06-03 2004-01-08 Hitachi Ltd コプロセッサを搭載したプロセッサシステム
US7634638B1 (en) * 2002-10-22 2009-12-15 Mips Technologies, Inc. Instruction encoding for system register bit set and clear
US8006071B2 (en) 2004-03-31 2011-08-23 Altera Corporation Processors operable to allow flexible instruction alignment
US7606363B1 (en) 2005-07-26 2009-10-20 Rockwell Collins, Inc. System and method for context switching of a cryptographic engine
US8316158B1 (en) * 2007-03-12 2012-11-20 Cypress Semiconductor Corporation Configuration of programmable device using a DMA controller
US8006221B2 (en) * 2007-09-11 2011-08-23 International Business Machines Corporation System and method for testing multiple processor modes for processor design verification and validation
US20090070570A1 (en) * 2007-09-11 2009-03-12 Shubhodeep Roy Choudhury System and Method for Efficiently Handling Interrupts
US8019566B2 (en) * 2007-09-11 2011-09-13 International Business Machines Corporation System and method for efficiently testing cache congruence classes during processor design verification and validation
US8099559B2 (en) * 2007-09-11 2012-01-17 International Business Machines Corporation System and method for generating fast instruction and data interrupts for processor design verification and validation
EP2350834A1 (de) 2008-10-28 2011-08-03 Nxp B.V. Datenverarbeitungsschaltung mit cache und schnittstelle für eine ablösbare einrichtung
EP2410694B1 (de) 2009-03-20 2014-05-07 Huawei Technologies Co., Ltd. Verfahren, einrichtung und system zum steuern der leistungsfähigkeit eines automatisch ablaufenden prozesses
GB2540206B (en) * 2015-07-10 2018-02-07 Advanced Risc Mach Ltd Apparatus and method for executing instruction using range information associated with a pointer
US10552153B2 (en) * 2017-03-31 2020-02-04 Intel Corporation Efficient range-based memory writeback to improve host to device communication for optimal power and performance
US10930364B2 (en) 2018-11-16 2021-02-23 International Business Machines Corporation Iterative functional test exerciser reload and execution

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757345A (en) * 1980-09-24 1982-04-06 Toshiba Corp Data controller
US4498136A (en) * 1982-12-15 1985-02-05 Ibm Corporation Interrupt processor
US4740893A (en) * 1985-08-07 1988-04-26 International Business Machines Corp. Method for reducing the time for switching between programs
US5889973A (en) * 1995-03-31 1999-03-30 Motorola, Inc. Method and apparatus for selectively controlling interrupt latency in a data processing system
JP3663710B2 (ja) * 1996-01-17 2005-06-22 ヤマハ株式会社 プログラムの生成方法およびプロセッサの割込制御方法
FR2778256B1 (fr) * 1998-04-29 2001-10-26 Texas Instruments France Circuit de memoire cache, procede pour inserer des donnees dans une memoire cache et dispositif de traitement utilisant une telle memoire
DE69903707T2 (de) * 1999-02-18 2003-07-10 Texas Instruments Inc Optimierte Hardware-Reinigungsfunktion für einen Daten-Cache-Speicher mit virtuellen Indizes und Tags
US6378022B1 (en) * 1999-06-17 2002-04-23 Motorola, Inc. Method and apparatus for processing interruptible, multi-cycle instructions

Also Published As

Publication number Publication date
US6772326B2 (en) 2004-08-03
EP1313014B1 (de) 2010-03-03
US20030097550A1 (en) 2003-05-22
EP1313014A1 (de) 2003-05-21

Similar Documents

Publication Publication Date Title
DE60141467D1 (de) Unterbrechbare und wiederaufnehmbare Instruktion zum Säubern eines Segments eines Cache-Speichers
DE60126532D1 (de) Kühlvorrichtung eines Zylinderblockes
DE60124952D1 (de) Ausnehmungsprofil eines suszeptors zum verbessern des prozesses
DE60231488D1 (de) Instrument zum durchführen eines nähfadens
DE60302476D1 (de) Versorgungssystem eines Reduktionsmittels
FR2835563B1 (fr) Agencement d'accrochage de secteurs en arc de cercle de distributeur porteur d'aubes
DE602004009596D1 (de) Sicherer handover innerhalb eines gebietes und gebietsüberschreitend
DE50114907D1 (de) Verfahen zum Polieren und Poliermaschine
DE60221512D1 (de) Wabenstrukturkörper und anordnung dafür
DE60134787D1 (de) Vorrichtung zum abdichten und teilen eines gefässes
DE60304006D1 (de) Steuerung eines lithographischen Apparates
DE50313413D1 (de) Verfahren und einrichtung zum stabilisieren eines gespanns
DE50100172D1 (de) Einrichtung zum Erfassen von Relativbewegungen eines Objekts
DE60205230D1 (de) Behälter zum aufbewahren und spenden eines produkts
ATE340786T1 (de) Salze eines 4-isothiazolcarboxamids und ihre verwendung als anti-hyperproliferationsmittel
DE60320745D1 (de) Verfahren und MBISR (Memory Built-In Self Repair) zum Reparieren eines Speichers
DE602004028346D1 (de) Konstruktion zum lokalisieren und trennen von gewebe
DE60131544D1 (de) Methode und anordnung eines stützsystems
ATE495169T1 (de) Toluol-solvat von darifenacin
DE60308573D1 (de) System zum Anzeigen und Sichtbarmachen von Treffern
DE10190608T1 (de) Schmiermittelversorgungsvorrichtung eines Kolbenverdichters
DE60311206D1 (de) Dichtungsring und Struktur zum Einlegen
DE60206223D1 (de) Verfahren und Anordnung zum Schreiben eines Speichers
DE50209232D1 (de) Fixateur zum Fixieren eines Abschnitts einer Wirbelsäule
DE60106443D1 (de) Kugelantriebsmechanismus eines direktangetriebenen ventils und dessen herstellungsverfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition