DE59712964D1 - Schaltungsanordnung zur Bild-im-Bild-Einblendung - Google Patents
Schaltungsanordnung zur Bild-im-Bild-EinblendungInfo
- Publication number
- DE59712964D1 DE59712964D1 DE59712964T DE59712964T DE59712964D1 DE 59712964 D1 DE59712964 D1 DE 59712964D1 DE 59712964 T DE59712964 T DE 59712964T DE 59712964 T DE59712964 T DE 59712964T DE 59712964 D1 DE59712964 D1 DE 59712964D1
- Authority
- DE
- Germany
- Prior art keywords
- picture
- circuit arrangement
- picture insertion
- arrangement
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/14—Display of multiple viewports
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
- G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Studio Circuits (AREA)
- Controls And Circuits For Display Device (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19611693 | 1996-03-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE59712964D1 true DE59712964D1 (de) | 2008-10-23 |
Family
ID=7789318
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE59712964T Expired - Lifetime DE59712964D1 (de) | 1996-03-25 | 1997-03-24 | Schaltungsanordnung zur Bild-im-Bild-Einblendung |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0798690B1 (de) |
DE (1) | DE59712964D1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW417404B (en) * | 1998-02-03 | 2001-01-01 | Seiko Epson Corp | Projection display device and method therefor, and an image display device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4780709A (en) * | 1986-02-10 | 1988-10-25 | Intel Corporation | Display processor |
JPS6414678A (en) * | 1987-02-27 | 1989-01-18 | Kiyapuran Saibaneteitsukusu Co | Cpmputer graphic system |
JPS644828A (en) * | 1987-06-26 | 1989-01-10 | Sharp Kk | Image display control system |
US5258750A (en) * | 1989-09-21 | 1993-11-02 | New Media Graphics Corporation | Color synchronizer and windowing system for use in a video/graphics system |
-
1997
- 1997-03-24 EP EP19970104980 patent/EP0798690B1/de not_active Expired - Lifetime
- 1997-03-24 DE DE59712964T patent/DE59712964D1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0798690B1 (de) | 2008-09-10 |
EP0798690A2 (de) | 1997-10-01 |
EP0798690A3 (de) | 1997-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69725974D1 (de) | Lastschaltkreis | |
DE69739934D1 (de) | Integrierte Schaltung | |
DE59910376D1 (de) | Schleuderstreuer | |
DE69705119D1 (de) | Schaltungsplatte | |
DE69836711D1 (de) | Schaltung zur rahmensynchronisierung | |
GB9705725D0 (en) | Amplifier circuit | |
EP1043873A4 (de) | Schaltung zum erreichen von synchronität | |
DE69914010D1 (de) | Abstimmungsvorrichtung | |
IT1289922B1 (it) | Circuito regolatore-riduttore | |
DE69913009D1 (de) | Fernsehgerät | |
DE69713480D1 (de) | Schaltungsanordnung | |
DE69709604D1 (de) | Schaltungsanordnung | |
DE69724575D1 (de) | Integrierte Schaltung | |
ID16518A (id) | Pengunci pemasang ulang sirkuit | |
DK0832551T3 (da) | Indføringsaggregat | |
DE69716004D1 (de) | Schaltungsanordnung | |
DE59709331D1 (de) | Schaltungsanordnung zur Offset-Kompensation | |
FR2750262B1 (fr) | Bornier | |
DE59712964D1 (de) | Schaltungsanordnung zur Bild-im-Bild-Einblendung | |
DE69714208D1 (de) | Schaltungsanordnung | |
GB2314953B (en) | Program circuit | |
GB2338128B (en) | Circuit arrangement | |
GB9727005D0 (en) | Mulitivibrator circuit | |
DE69719720D1 (de) | Schaltungsanordnung | |
DE69714163D1 (de) | Schaltungsanordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |