DE4493224T1 - Spekulative-Vorgeschichte-Mechanismus in einem Verzweigungszielpuffer - Google Patents

Spekulative-Vorgeschichte-Mechanismus in einem Verzweigungszielpuffer

Info

Publication number
DE4493224T1
DE4493224T1 DE4493224T DE4493224T DE4493224T1 DE 4493224 T1 DE4493224 T1 DE 4493224T1 DE 4493224 T DE4493224 T DE 4493224T DE 4493224 T DE4493224 T DE 4493224T DE 4493224 T1 DE4493224 T1 DE 4493224T1
Authority
DE
Germany
Prior art keywords
target buffer
branch target
history mechanism
speculative history
speculative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE4493224T
Other languages
English (en)
Inventor
Bradley D Hoyt
Glenn J Hinton
Andrew F Glew
Subramanian Natarajan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE4493224T1 publication Critical patent/DE4493224T1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
DE4493224T 1993-05-14 1994-04-08 Spekulative-Vorgeschichte-Mechanismus in einem Verzweigungszielpuffer Withdrawn DE4493224T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US6201293A 1993-05-14 1993-05-14
PCT/US1994/003897 WO1994027210A1 (en) 1993-05-14 1994-04-08 Speculative history mechanism in a branch target buffer
GB9414028A GB2291513B (en) 1993-05-14 1994-07-12 Speculative history mechanism in a branch target buffer

Publications (1)

Publication Number Publication Date
DE4493224T1 true DE4493224T1 (de) 1996-04-25

Family

ID=26305252

Family Applications (1)

Application Number Title Priority Date Filing Date
DE4493224T Withdrawn DE4493224T1 (de) 1993-05-14 1994-04-08 Spekulative-Vorgeschichte-Mechanismus in einem Verzweigungszielpuffer

Country Status (5)

Country Link
AU (1) AU6701794A (de)
BR (1) BR9406606A (de)
DE (1) DE4493224T1 (de)
GB (1) GB2291513B (de)
WO (1) WO1994027210A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10084556B4 (de) * 1999-05-03 2005-11-24 Intel Corporation, Santa Clara Optimierte Ausführung von statisch sehr wahrscheinlich vorhergesagten Verzweigungsbefehlen

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5864697A (en) * 1996-06-28 1999-01-26 Texas Instruments Incorporated Microprocessor using combined actual and speculative branch history prediction
US6260138B1 (en) * 1998-07-17 2001-07-10 Sun Microsystems, Inc. Method and apparatus for branch instruction processing in a processor
JP5494832B2 (ja) 2011-01-07 2014-05-21 富士通株式会社 演算処理装置および分岐予測方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4477872A (en) * 1982-01-15 1984-10-16 International Business Machines Corporation Decode history table for conditional branch instructions
US4679141A (en) * 1985-04-29 1987-07-07 International Business Machines Corporation Pageable branch history table
JP2722523B2 (ja) * 1988-09-21 1998-03-04 日本電気株式会社 命令先取り装置
US5142634A (en) * 1989-02-03 1992-08-25 Digital Equipment Corporation Branch prediction
US5210831A (en) * 1989-10-30 1993-05-11 International Business Machines Corporation Methods and apparatus for insulating a branch prediction mechanism from data dependent branch table updates that result from variable test operand locations
US5226130A (en) * 1990-02-26 1993-07-06 Nexgen Microsystems Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
US5265213A (en) * 1990-12-10 1993-11-23 Intel Corporation Pipeline system for executing predicted branch target instruction in a cycle concurrently with the execution of branch instruction

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10084556B4 (de) * 1999-05-03 2005-11-24 Intel Corporation, Santa Clara Optimierte Ausführung von statisch sehr wahrscheinlich vorhergesagten Verzweigungsbefehlen

Also Published As

Publication number Publication date
GB9414028D0 (en) 1994-08-31
GB2291513B (en) 1999-04-28
AU6701794A (en) 1994-12-12
BR9406606A (pt) 1996-01-02
WO1994027210A1 (en) 1994-11-24
GB2291513A (en) 1996-01-24

Similar Documents

Publication Publication Date Title
DE69331039T2 (de) Rechnersystem mit einem Vorausholungscachespeicher
DE69427564T2 (de) Optimierender Kompilierer
DE69327517T2 (de) Pipeline-Rechner mit Anzeigetafel
DE69419992T2 (de) Geschichtspuffersystem
DE69424751T2 (de) Faserverstärkte Metallkolben
DE69230238D1 (de) Informationsverarbeitungsvorrichtung mit Verzweigungsziel-Befehlspufferspeicher
DE4493224T1 (de) Spekulative-Vorgeschichte-Mechanismus in einem Verzweigungszielpuffer
DE9415187U1 (de) Durchführung
SG48959A1 (en) Speculative history mechanism in a branch target buffer
DE69407095D1 (de) Ein Drosselmechanismus
DE69409429T2 (de) Ein Drosselmechanismus
KR950006971U (ko) 전체면이 굴곡면으로 보강된 타키트
DE9320397U1 (de) D-förmiger Verstärkungsträger
DE9314486U1 (de) Verkleidung
DE69409430T2 (de) Ein Drosselmechanismus
ATA110393A (de) Überlaufwehr
KR950006970U (ko) 취약부분이 보강된 타키트
DE69409287D1 (de) Ein Drosselmechanismus
FI971044A0 (fi) Laitteisto kappaleen käsittelemiseksi
KR950020673U (ko) 짝맞춤 교습구
KR940019253U (ko) 원가절약형 깡통손잡이
KR950004401U (ko) 석궁 과녁판의 구조
KR940019915U (ko) 강화 프라스틱재 낚싯대
KR950017136U (ko) V자형 홈을 구비한 바이스
DE69412417D1 (de) Drosselmechanismus

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee