DE3909153C2 - - Google Patents

Info

Publication number
DE3909153C2
DE3909153C2 DE3909153A DE3909153A DE3909153C2 DE 3909153 C2 DE3909153 C2 DE 3909153C2 DE 3909153 A DE3909153 A DE 3909153A DE 3909153 A DE3909153 A DE 3909153A DE 3909153 C2 DE3909153 C2 DE 3909153C2
Authority
DE
Germany
Prior art keywords
processor elements
matrix
modules
parallel computer
structure according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3909153A
Other languages
German (de)
English (en)
Other versions
DE3909153A1 (de
Inventor
Michael Dr.-Ing. Haeusing
Hans Klaus Dr.-Ing. 7770 Ueberlingen De Hesse
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bodenseewerk Geratetechnik GmbH
Original Assignee
Bodenseewerk Geratetechnik GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bodenseewerk Geratetechnik GmbH filed Critical Bodenseewerk Geratetechnik GmbH
Priority to DE3909153A priority Critical patent/DE3909153A1/de
Priority to EP19900104969 priority patent/EP0388806A3/de
Publication of DE3909153A1 publication Critical patent/DE3909153A1/de
Application granted granted Critical
Publication of DE3909153C2 publication Critical patent/DE3909153C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/10—Interfaces, programming languages or software development kits, e.g. for simulating neural networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • General Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Computational Linguistics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Artificial Intelligence (AREA)
  • Molecular Biology (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Multi Processors (AREA)
  • Image Processing (AREA)
DE3909153A 1989-03-21 1989-03-21 Parallelrechnerstruktur zum modellieren und trainieren kuenstlicher neuronaler netze Granted DE3909153A1 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE3909153A DE3909153A1 (de) 1989-03-21 1989-03-21 Parallelrechnerstruktur zum modellieren und trainieren kuenstlicher neuronaler netze
EP19900104969 EP0388806A3 (de) 1989-03-21 1990-03-16 Parallelrechnerstruktur zum Modellieren und Trainieren künstlicher Neuronaler Netze

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3909153A DE3909153A1 (de) 1989-03-21 1989-03-21 Parallelrechnerstruktur zum modellieren und trainieren kuenstlicher neuronaler netze

Publications (2)

Publication Number Publication Date
DE3909153A1 DE3909153A1 (de) 1990-09-27
DE3909153C2 true DE3909153C2 (OSRAM) 1993-06-03

Family

ID=6376803

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3909153A Granted DE3909153A1 (de) 1989-03-21 1989-03-21 Parallelrechnerstruktur zum modellieren und trainieren kuenstlicher neuronaler netze

Country Status (2)

Country Link
EP (1) EP0388806A3 (OSRAM)
DE (1) DE3909153A1 (OSRAM)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4227707A1 (de) * 1992-08-21 1993-03-18 Axel Dipl Ing Zimmermann Mikroelektronische schaltung zum aufbau selbstorganisierender karten aus digitalen neuronen
DE4400261C1 (de) * 1994-01-07 1995-05-24 Wolfgang Prof Dr Ing Hilberg Künstliches neuronales Netzwerk
DE19900497A1 (de) 1999-01-08 2000-07-13 Volkswagen Ag Verkabelungssystem für Kraftfahrzeuge
US11551028B2 (en) 2017-04-04 2023-01-10 Hailo Technologies Ltd. Structured weight based sparsity in an artificial neural network
US12430543B2 (en) 2017-04-04 2025-09-30 Hailo Technologies Ltd. Structured sparsity guided training in an artificial neural network
US11238334B2 (en) 2017-04-04 2022-02-01 Hailo Technologies Ltd. System and method of input alignment for efficient vector operations in an artificial neural network
US11615297B2 (en) 2017-04-04 2023-03-28 Hailo Technologies Ltd. Structured weight based sparsity in an artificial neural network compiler
US10387298B2 (en) 2017-04-04 2019-08-20 Hailo Technologies Ltd Artificial neural network incorporating emphasis and focus techniques
US11544545B2 (en) 2017-04-04 2023-01-03 Hailo Technologies Ltd. Structured activation based sparsity in an artificial neural network
CN108426812B (zh) * 2018-04-08 2020-07-31 浙江工业大学 一种基于记忆神经网络的pm2.5浓度值预测方法
US11263077B1 (en) 2020-09-29 2022-03-01 Hailo Technologies Ltd. Neural network intermediate results safety mechanism in an artificial neural network processor
US11221929B1 (en) 2020-09-29 2022-01-11 Hailo Technologies Ltd. Data stream fault detection mechanism in an artificial neural network processor
US11237894B1 (en) 2020-09-29 2022-02-01 Hailo Technologies Ltd. Layer control unit instruction addressing safety mechanism in an artificial neural network processor
US12248367B2 (en) 2020-09-29 2025-03-11 Hailo Technologies Ltd. Software defined redundant allocation safety mechanism in an artificial neural network processor
US11811421B2 (en) 2020-09-29 2023-11-07 Hailo Technologies Ltd. Weights safety mechanism in an artificial neural network processor

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4796199A (en) * 1987-02-24 1989-01-03 Oregon Graduate Center Neural-model, information-handling architecture and method
EP0377221B1 (en) * 1988-12-29 1996-11-20 Sharp Kabushiki Kaisha Neuro-computer

Also Published As

Publication number Publication date
DE3909153A1 (de) 1990-09-27
EP0388806A2 (de) 1990-09-26
EP0388806A3 (de) 1992-01-08

Similar Documents

Publication Publication Date Title
DE3909153C2 (OSRAM)
DE60024582T2 (de) Neuronales verarbeitungselement zur verwendung in einem neuronalen netzwerk
DE3650323T2 (de) VLSI-Chip und Verfahren zur Herstellung.
DE69131272T2 (de) Paralleles Assoziativprozessor-System
DE69837335T2 (de) Vielfach-array-prozessor und verbindungssystem
DE3049437C2 (de) Matrixanordnung einer Vielzahl von Verarbeitungselementen
DE3780615T2 (de) Architektur fuer bildanalyse-datenverarbeitung.
DE69430870T2 (de) Innovative Neuronalschaltungsarchitektur
DE69430528T2 (de) Such/Sortier-Schaltung für Neuronalnetzwerke
DE69300041T2 (de) Mehrfachprozessor-Datenverarbeitungssystem.
DE68927474T2 (de) Neuro-Rechner
DE69827589T2 (de) Konfigurierbare Verarbeitungsanordnung und Verfahren zur Benutzung dieser Anordnung, um eine Zentraleinheit aufzubauen
DE69519426T2 (de) Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen
DE3856015T2 (de) Berechnungseinrichtung für Parallelprozessoren
DE4425552C2 (de) Gatterarray
DE69220597T2 (de) Feldprogrammierbares Funktionselement
DE69426546T2 (de) Konfigurierbares logisches Feld
DE3630835C2 (de) Integrierte Halbleiterkreisanordnungen und Systeme
DE112017000855B4 (de) Energiesparender zeitlich gemultiplexter neurosynaptischer Kern zum Implementieren neuronaler Netze
DE60033624T2 (de) Rekonfigurierungsverfahren für ein gatter von identischen funktionselementen
DE112019000226T5 (de) Neuromorpher chip zum aktualisieren präziser synaptischer gewichtswerte
DE69029390T2 (de) Programmierbare Schaltung für eine neurale Logik
DE3314917A1 (de) Multimicroprozessor-system
DE112016003571T5 (de) Dreidimensionale Integration von neurosynaptischen Chips
DE3338333A1 (de) Logiksimulatorgeraet zur gueltigkeitspruefung einer logikstruktur

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee