DE3824513A1 - Read-write memory - Google Patents

Read-write memory

Info

Publication number
DE3824513A1
DE3824513A1 DE19883824513 DE3824513A DE3824513A1 DE 3824513 A1 DE3824513 A1 DE 3824513A1 DE 19883824513 DE19883824513 DE 19883824513 DE 3824513 A DE3824513 A DE 3824513A DE 3824513 A1 DE3824513 A1 DE 3824513A1
Authority
DE
Germany
Prior art keywords
read
memory cells
memory
row
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19883824513
Other languages
German (de)
Inventor
Norbert Dipl Ing Budnik
Wilhelm Dipl Ing Doerr
Manfred Dipl Ing Schmid
Rudolf Ing Grad Morlang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bosch Telecom GmbH
Original Assignee
ANT Nachrichtentechnik GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ANT Nachrichtentechnik GmbH filed Critical ANT Nachrichtentechnik GmbH
Priority to DE19883824513 priority Critical patent/DE3824513A1/en
Publication of DE3824513A1 publication Critical patent/DE3824513A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Abstract

Read-write memory for digital information storage in electrical communication engineering. In known read-write memories, one memory cell is provided for storage of each bit. The memory cells are arranged in rows and columns. For writing and reading the information, only one memory cell at a time is addressed. The intention is to extend the technology of writing and reading by the new read-write memory. Optionally, all memory cells of one row or column are addressed. The data word to be written or read contains as many bits as there are memory cells in one row or column, and such a data word is written simultaneously to all memory cells of a row. Such a data word is read from all memory cells of a column.
DE19883824513 1988-07-20 1988-07-20 Read-write memory Withdrawn DE3824513A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19883824513 DE3824513A1 (en) 1988-07-20 1988-07-20 Read-write memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19883824513 DE3824513A1 (en) 1988-07-20 1988-07-20 Read-write memory

Publications (1)

Publication Number Publication Date
DE3824513A1 true DE3824513A1 (en) 1990-01-25

Family

ID=6359059

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19883824513 Withdrawn DE3824513A1 (en) 1988-07-20 1988-07-20 Read-write memory

Country Status (1)

Country Link
DE (1) DE3824513A1 (en)

Similar Documents

Publication Publication Date Title
EP0264893A3 (en) Semiconductor memory
EP0910091A3 (en) Dual-port programmable logic device variable depth and width memory array
KR890015280A (en) Mask ROM
KR850008023A (en) Semiconductor memory
DE68928187T2 (en) Content addressed memory cell arrangement
MY104082A (en) Internal synchronization type mos sram with address transition detecting circuit.
EP0174807A3 (en) Data storage and decoding apparatus
EP0288832A3 (en) Data writing system for eeprom
EP0337433A3 (en) Cell array pattern layout of semiconductor memory device
EP0101884A3 (en) Monolithic semiconductor memory
KR860001935B1 (en) Dual port type semiconductor memory
EP0586114A3 (en) A semiconductor read only memory
JPS5525860A (en) Memory system
KR890016568A (en) Cross memory rescue device
GB1486032A (en) Associative data storage array
GB1379185A (en) Digital data stores
DE3824510A1 (en) Read-write memory
DE3824513A1 (en) Read-write memory
DE3824512A1 (en) Read-write memory
DE3824511A1 (en) Read-write memory
KR900017171A (en) Semiconductor integrated circuit
JPS55125597A (en) Semiconductor memory circuit
EP0902434A3 (en) Hierarchical column select line architecture for multi-bank drams and method therefor
MY123303A (en) A system, method, and program for detecting and assuring dram arrays.
JPS6484490A (en) Multi-port memory

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee